Low Power Clock Fanout Buffer
Description
www.DataSheet4U.com
1.8 V, 12-LVDS/24-CMOS Output, Low Power Clock Fanout Buffer ADCLK854
FUNCTIONAL BLOCK DIAGRAM
ADCLK854
VREF CLK0 CLK0 CLK1 CLK1 IN_SEL CTRL_A LVDS/ CMOS VS/2 LVDS/ CMOS OUT0 (OUT0A) OUT0 (OUT0B) OUT1 (OUT1A) OUT1 (OUT1B) OUT2 (OUT2A) OUT2 (OUT2B) OUT3 (OUT3A) OUT3 (OUT3B)
FEATURES
2 selectable differential inputs Selectable LVDS/CMOS o...
Similar Datasheet