DatasheetsPDF.com

74F112

Fairchild Semiconductor

Dual JK Negative Edge-Triggered Flip-Flop


74F112
74F112

PDF File 74F112 PDF File


Description
74F112 Dual JK Negative Edge-Triggered Flip-Flop April 1988 Revised July 1999 74F112 Dual JK Negative Edge-Triggered Flip-Flop General Description The 74F112 contains two independent, high-speed JK flipflops with Direct Set and Clear inputs.
Synchronous state changes are initiated by the falling edge of the clock.
Triggering occurs at a voltage level of the clock and is not directly related to the transition time.
The J and K inputs can change when the clock is in either state without affecting the flip-flop, provided that they are in the desired state during the recommended setup and hold times relative to the falling edge of the clock.
A LOW signal on SD or CD prevents clocking and forces Q or Q HIGH, respectively.
Simultaneous LOW signals on SD and CD force both Q and Q HIGH.
Asynchronous Inputs: LOW input to SD sets Q to HIGH level LOW input to CD sets Q to LOW level Clear and Set are independent of clock Simultaneous LOW on CD and SD makes both Q and Q HIGH Ordering Code: Order Number 74F112SC 74F112SJ 74F112PC Package Number M16A M16D N16E Package Description 16-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.
150 Narrow 16-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.
3mm Wide 16-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.
300 Wide Devices also available in Tape and Reel.
Specify by appending the suffix letter “X” to the ordering code.
Logic Symbols Connection Diagram IEEE/IEC © 1999 Fairchild Semiconductor Corporation DS009472 www.
fairchildsemi.
com 74F112 Unit Loading/Fan Out U.
L.
Pin Names J1, J2, K1, K2 CP1, CP2 CD1, CD2 SD1, SD2 Data Inputs Clock Pulse Inputs (Active Falling Edge) Direct Clear Inputs (Active LOW) Direct Set Inputs (Active LOW) Description 1.
0/1.
0 1.
0/4.
0 1.
0/5.
0 1.
0/5.
0 50/33.
3 Input IIH/I IL HIGH/LOW Output I OH/I OL 20 µA/−0.
6 mA 20 µA/−2.
4 mA 20 µA/−3.
0 mA 20 µA/−3.
0 mA −1 mA/20 mA Q1, Q2, Q1, Q2 Outputs Truth Table Inputs SD L H L H H H H H (h) = HIGH Voltage Level L (l) = LOW Voltage Level...



Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)