Synchronous DRAM Memory 128Mbit (8M x 16bit)
Description
128Mb Synchronous DRAM based on 2M x 4Bank x16 I/O
Document Title
4Bank x 2M x 16bits Synchronous DRAM
Revision History
Revision No.
History
1.0 First Version Release
1.1 1. Corrected PIN ASSIGNMENT A12 to NC
1.2
1. Changed IDD3P and IDD3PS 3mA to 5mA 2. Added Industrial Temperature (-40oC to 85oC)
1.3 Changed tOH(Only Symbol ‘H’): 2.5ns -> 2.7ns
1...
Similar Datasheet
