DatasheetsPDF.com

HD74LV20A

Renesas

Dual 4-input Positive NAND Gates

HD74LV20A Dual 4-input Positive NAND Gates REJ03D0236–0300Z (Previous ADE-205-254A (Z)) Rev.3.00 May 31, 2004 Descrip...


Renesas

HD74LV20A

File Download Download HD74LV20A Datasheet


Description
HD74LV20A Dual 4-input Positive NAND Gates REJ03D0236–0300Z (Previous ADE-205-254A (Z)) Rev.3.00 May 31, 2004 Description The HD74LV20A performs the Boolean functions Y = ABCD or Y = A+B+C+D in positive logic. Low-voltage and high-speed operation is suitable for the battery-powered products (e.g., notebook computers), and the low-power consumption extends the battery life. Features VCC = 2.0 V to 5.5 V operation All inputs VIH (Max.) = 5.5 V (@VCC = 0 V to 5.5 V) All outputs VO (Max.) = 5.5 V (@VCC = 0 V) Typial VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) Typial VOH undershoot > 2.3 V (@VCC = 3.3 V, Ta = 25°C) Output current ±6 mA (@VCC = 3.0 V to 3.6 V), ±12 mA (@VCC = 4.5 V to 5.5 V) Ordering Information Part Name Package Type Package Code Package Abbreviation HD74LV20AFPEL SOP–14 pin(JEITA) FP–14DAV FP HD74LV20ARPEL SOP–14 pin(JEDEC) FP–14DNV RP HD74LV20ATELL TSSOP–14 pin TTP–14DV T Note: Please consult the sales office for the above package availability. Taping Abbreviation (Quantity) EL (2,000 pcs/reel) EL (2,500 pcs/reel) ELL (2,000 pcs/reel) Function Table Inputs A B C D Output Y HHHHL L XXXH XL XXH XXL XH XXXL H Note: H: High level L: Low level X: Immaterial Rev.3.00 May 31, 2004 page 1 of 8 HD74LV20A Pin Arrangement 1A 1 1B 2 NC 3 1C 4 1D 5 1Y 6 GND 7 (Top view) 14 VCC 13 2D 12 2C 11 NC 10 2B 9 2A 8 2Y Absolute Maximum Ratings Item Symbol Ratings Unit Conditions Supply voltage range Input voltage range*1 Outp...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)