DatasheetsPDF.com

CS61305A

Cirrus Logic

T1/E1 Line Interface

CS61305A T1/E1 Line Interface Features General Description The CS61305A combines the complete analog transmit and recei...


Cirrus Logic

CS61305A

File Download Download CS61305A Datasheet


Description
CS61305A T1/E1 Line Interface Features General Description The CS61305A combines the complete analog transmit and receive line interface for T1 or E1 applications in a low power, 28-pin device operating from a +5V supply. The CS61305A is a pin-compatible replacement for the LXT305A in most applications. The CS61305A provides a transmitter jitter attenuator making it ideal for use in asynchronous multiplexor systems with gapped transmit clocks. The transmitter features internal pulse shaping and a low impedance output stage allowing the use of external resistors for transmitter impedance matching. The receiver uses a digital Delay-Locked-Loop clock and data recovery circuit which is continuously calibrated from a crystal reference to provide excellent stability and jitter tolerance. Provides Analog Transmission Line Interface for T1 and E1 Applications Line Driver, Jitter Attenuator Provides and Clock Recovery Functions Side Jitter Attenuation Transmit Starting at 3 Hz, with > 300 UI of Jitter Tolerance B8ZS/HDB3/AMI Encoders/Decoders with SONET, M13 , CCITT Compatible G.742, and Other Asynchronous Muxes mA Transmitter Short-Circuit 50 Current Limiting Applications Interfacing network transmission equipment such as SONET multiplexor and M13 to a DSX-1 cross connect. Interfacing customer premises equipment to a CSU. ORDERING INFORMATION CS61305A-IP1 28 Pin Plastic DIP CS61305A-IL1 28 Pin Plastic PLCC [ ] = Pin Function in Extended Hardware Mode ( ) = Pi...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)