DatasheetsPDF.com

25P05 Dataheets PDF



Part Number 25P05
Manufacturers STMicroelectronics
Logo STMicroelectronics
Description M25P05
Datasheet 25P05 Datasheet25P05 Datasheet (PDF)

M25P05 512 Kbit, Low Voltage, Serial Flash Memory With 20 MHz SPI Bus Interface NOT FOR NEW DESIGN FEATURES SUMMARY This device is now designated as “Not for New Design”. Please use the M25P05-A in all future designs (as described in application note AN1511). s 512 Kbit of Flash Memory s Figure 1. Packages Page Program (up to 128 Bytes) in 3 ms (typical) Sector Erase (256 Kbit) in 1 s (typical) Bulk Erase (512 Kbit) in 2 s (typical) 2.7 V to 3.6 V Single Supply Voltage SPI Bus Compatible Seri.

  25P05   25P05


Document
M25P05 512 Kbit, Low Voltage, Serial Flash Memory With 20 MHz SPI Bus Interface NOT FOR NEW DESIGN FEATURES SUMMARY This device is now designated as “Not for New Design”. Please use the M25P05-A in all future designs (as described in application note AN1511). s 512 Kbit of Flash Memory s Figure 1. Packages Page Program (up to 128 Bytes) in 3 ms (typical) Sector Erase (256 Kbit) in 1 s (typical) Bulk Erase (512 Kbit) in 2 s (typical) 2.7 V to 3.6 V Single Supply Voltage SPI Bus Compatible Serial Interface 20 MHz Clock Rate (maximum) Deep Power-down Mode 1 µA (typical) Electronic Signature More than 100,000 Erase/Program Cycles per Sector More than 20 Year Data Retention s s s s s s s s 8 1 SO8 (MN) 150 mil width s www.DataSheet4U.com February 2002 This is information on a product still in production but not recommended for new designs. 1/32 M25P05 SUMMARY DESCRIPTION The M25P05 is a 512 Kbit (64K x 8) Serial Flash Memory, with advanced write protection mechanisms, accessed by a high speed SPI-compatible bus. The memory can be programmed 1 to 128 bytes at a time, using the Page Program instruction. The memory is organized as 2 sectors, each containing 256 pages. Each page is 128 bytes wide. Thus, the whole memory can be viewed as consisting of 512 pages, or 65536 bytes. The whole memory can be erased using the Bulk Erase instruction, or a sector at a time, using the Sector Erase instruction. Figure 2. Logic Diagram VCC Figure 3. SO Connections M25P05 S Q W VSS 1 2 3 4 8 7 6 5 AI04038 VCC HOLD C D D C S W HOLD M25P05 Q VSS AI04037 Table 1. Signal Names C D Q Serial Clock Serial Data Input Serial Data Output Chip Select Write Protect Hold Supply Voltage Ground S W HOLD VCC VSS www.DataSheet4U.com 2/32 M25P05 SIGNAL DESCRIPTION Serial Data Output (Q). This output signal is used to transfer data serially out of the device. Data is shifted out on the falling edge of Serial Clock (C). Serial Data Input (D). This input signal is used to transfer data serially into the device. It receives instructions, addresses, and the data to be programmed. Values are latched on the rising edge of Serial Clock (C). Serial Clock (C). This input signal provides the timing of the serial interface. Instructions, addresses, or data present at Serial Data Input (D) are latched on the rising edge of Serial Clock (C). Data on Serial Data Output (Q) changes after the falling edge of Serial Clock (C). Chip Select (S). When this input signal is High, the device is deselected and Serial Data Output (Q) is at high impedance. Unless an internal Program, Erase or Write Status Register cycle is in progress, the device will be in the Standby mode (this is not the Deep Power-down mode). Driving Chip Select (S) Low enables the device, placing it in the active power mode. After Power-up, a falling edge on Chip Select (S) is required prior to the start of any instruction. Hold (HOLD). The Hold (HOLD) signal is used to pause any serial communications with the device without deselecting the device. During the Hold condition, the Serial Data Output (Q) is high impedance, and Serial Data Input (D) and Serial Clock (C) are Don’t Care. To start the Hold condition, the device must be selected, with Chip Select (S) driven Low. Write Protect (W). The main purpose of this input signal is to freeze the size of the area of memory that is protected against program or erase instructions (as specified by the values in the BP1 and BP0 bits of the Status Register). www.DataSheet4U.com 3/32 M25P05 SPI MODES These devices can be driven by a microcontroller with its SPI peripheral running in either of the two following modes: – CPOL=0, CPHA=0 – CPOL=1, CPHA=1 For these two modes, input data is latched in on the rising edge of Serial Clock (C), and output data is available from the falling edge of Serial Clock (C). The difference between the two modes, as shown in Figure 5, is the clock polarity when the bus master is in Stand-by mode and not transferring data: – C remains at 0 for (CPOL=0, CPHA=0) – C remains at 1 for (CPOL=1, CPHA=1) Figure 4. Bus Master and Memory Devices on the SPI Bus SDO SPI Interface with (CPOL, CPHA) = (0, 0) or (1, 1) SDI SCK C Q D Bus Master (ST6, ST7, ST9, ST10, Others) SPI Memory Device SPI Memory Device SPI Memory Device C Q D C Q D CS3 CS2 CS1 S W HOLD S W HOLD S W HOLD AI03746C Note: 1. The Write Protect (W) and Hold (HOLD) signals should be driven, High or Low as appropriate. Figure 5. SPI Modes Supported CPOL CPHA 0 0 C 1 1 C D or Q MSB LSB www.DataSheet4U.com AI01438 4/32 M25P05 OPERATING FEATURES Page Programming To program one data byte, two instructions are required: Write Enable (WREN), which is one byte, and a Page Program (PP) sequence, which consists of four bytes plus data. This is followed by the internal Program cycle (of duration tPP). To spread this overhead, the Page Program (PP) instruction allows up to 128 bytes to be programmed at a time (changing bits from 1 to 0).


MDE-14D182K 25P05 45PE80


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)