DatasheetsPDF.com

ICS87974I

Integrated Circuit Systems

LVCMOS/LVTTL CLOCK GENERATOR

Integrated Circuit Systems, Inc. ICS87974I www.DataSheet4U.com LOW SKEW , 1-TO-15, LVCMOS/LVTTL CLOCK GENERATOR GENERA...


Integrated Circuit Systems

ICS87974I

File Download Download ICS87974I Datasheet


Description
Integrated Circuit Systems, Inc. ICS87974I www.DataSheet4U.com LOW SKEW , 1-TO-15, LVCMOS/LVTTL CLOCK GENERATOR GENERAL DESCRIPTION The ICS87974I is a low skew, low jitter 1-to-15 LVCMOS/LVTTL Clock Generator/Zero Delay HiPerClockS™ Buffer and is a member of the HiPerClockS family of high performance clock solutions from ICS. The device has a fully integrated PLL and three banks whose divider ratios can be independently controlled, providing output frequency relationships of 1:1, 2:1, 3:1, 3:2, 3:2:1. In addition, the external feedback connection provides for a wide selection of output-to-input frequency ratios. The CLK0 and CLK1 pins allow for redundant clocking on the input and dynamically switching the PLL between two clock sources. The ICS87974I is pin for pin compatible with the MPC974. ,&6 FEATURES Fully integrated PLL 15 single ended 3.3V LVCMOS/LVTTL outputs 2 LVCMOS/LVTTL clock inputs for redundant clock applications CLK0 and CLK1 accepts the following input levels: LVCMOS/LVTTL Output frequency range: 8.33MHz to 125MHz VCO range: 200MHz to 500MHz External feedback for ”zero delay” clock regeneration Cycle-to-cycle jitter: ±100ps (typical) Output skew: 350ps (maximum) 3.3V operating supply -40°C to 85°C ambient operating temperature Pin compatible with the MPC974 Guaranteed low jitter and output skew characteristics make the ICS87974I ideal for those applications demanding well defined performance and repeatability. PIN ASSIGNMENT VCO_SEL...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)