IDT82V3001A

WAN PLL WITH SINGLE REFERENCE INPUT www.DataSheet4U.com IDT82V3001A FEATURES Supports AT&T TR62411 and Telcordia GR-1244-CORE Stratum 4 Enhanced and Stratum 4 timing for DS1 interfaces Supports ETSI ETS 300 011, TBR 4, TBR 12 and TBR 13 timing for E1 interface Selectable input reference signal: 8 kHz, 1.544 MHz or 2.048 MHz Provides eight types of clock signals: C1.5o, C3o, C2o, C4o, C6o, C8o, C16o and C32o Provides six types of 8 kHz framing pulses: F0o, F8o, F16o, F32o, RSP and TSP Holdover frequency accuracy of 0.025 ppm Phase slope of 5 ns/125 µs Attenuates wander from 2.1 Hz Fast Lock mode Provides Time Interval Error (TIE) correction MTIE of 600 ns JTAG boundary scan Holdover status indication Freerun status indication Normal status indication Lock status indication 3.3 V operation with 5 V tolerant I/O Package available: 56-pin SSOP DESCRIPTION The IDT82V3001A is a WAN PLL with single reference input. It contains a Digital Phase-Locked Loop (DPLL), which generates ST-BUS clocks and framing signals that are phase locked to a 2.048 MHz, 1.544 MHz or 8 kHz input reference. The IDT82V3001A provides eight types of clock signals (C1.5o, C3o, C6o, C2o, C4o, C8o, C16o, C32o) and six types of framing signals (F0o, F8o, F16o, F32o, RSP, TSP) for the multitrunk T1 and E1 primary rate transmission links. The IDT82V3001A is compliant with AT&T TR62411, Telcordia GR1244-CORE Stratum 4 Enhanced and Stratum 4, ETSI ETS 300 011. It meets the jitte...