DatasheetsPDF.com

PJSMF15LC

Pan Jit International

5-TVS/ZENER ARRAY

PJSMF03LC Series 5-TVS/ZENER ARRAY FOR ESD AND LATCH-UP PROTECTION This 5-TVS/Zener Array has been designed to Protect S...


Pan Jit International

PJSMF15LC

File Download Download PJSMF15LC Datasheet


Description
PJSMF03LC Series 5-TVS/ZENER ARRAY FOR ESD AND LATCH-UP PROTECTION This 5-TVS/Zener Array has been designed to Protect Sensitive Equipment against ESD and to prevent Latch-Up events in CMOS circuitry, operating at 3.3V and 5V, as well available for 12V, 15V, and 24V Systems. This TVS array offers an integrated solution to protect up to 5 data lines where the board space is a premium. SPECIFICATION FEATURES 100W Power Dissipation (8/20µs Waveform) Low Leakage Current Very Low Clamping Voltage IEC61000-4-2 ESD 20kV air, 15kV Contact Compliance www.DataSheet4U.com Operating 1 voltage options for 3.3V, 5V, 12V, 15V, and 24V Industry Standard SOT363 (SC70-6L) Package 6 5 4 APPLICATIONS Personal Digital Assistant (PDA) SIM Card Port Protection (Mobile Phone) Portable Instrumentation Mobile Phones and Accessories Memory Card Port Protection 1 2 3 SOT363 MAXIMUM RATINGS (Per Device) Rating Peak Pulse Power (8/20µs Waveform) ESD Voltage (HBM) Operating Temperature Range Storage Temperature Range Symbol P pp V ESD TJ Tstg Value 100 25 -55 to +150 -55 to + 150 Units W kV °C °C ELECTRICAL CHARACTERISTICS (Per Device) Tj = 25°C PJSMF03LC Parameter Reverse Stand-Off Voltage Reverse Breakdown Voltage Reverse Leakage Current Clamping Voltage (820µs) Clamping Voltage (8/20µs) Off State Junction Capacitance Off State Junction Capacitance Symbol VWRM VBR IR Vc Vc Cj Cj I BR = 10 mA VR = 3.3V I pp = 5A I pp = 9A 0 Vdc Bias f = 1MHz Between I/O pins and pin 2 3.3 Vdc Bias f = 1MHz Betwe...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)