Document
www.DataSheet4U.com
F71882
F71882
Super Hardware Monitor + LPC I/O
Release Date: Nov., 2006 Version: V0.24P
Nov., 2006 V0.24P
www.DataSheet4U.com
F71882
F71882 Datasheet Revision History
Version 0.20P 0.21P Date 2005/10/14 2005/12/08 Page 8 13 50 53 103 105 106 107 0.21P 0.22P 2005/12/14 2005/12/19 10 11 12 47 56 111 59 Revision History Release Version Added New SPI Function of Pin1 Added New SPI Function Description of Power on Strapping Option (Pin1 & Pin5) Added F1 Register Description of SPI Device Config. Registers. Modified ROM Address Select Register Index 27h Bit5 Description. Added Output Voltage Control Register 3 Index 09h Description. Added SPI Timeout Register Index F1h Added SPI Status Register Index F3h Bit 6-5 Description. Added SPI Memory Mapping Register Index F7h Description. Updated the schematics Added description of Pin 26 Modified Pin 77 that GPIO23 be the default function Added SST/PECI Function on Pin 57/58 Multi Function Select 4 Register Index 2Ch bit3 default is 1 Multi Function Select 4 Register Index 2Ch bit3 default is 1 ACPI Control Register Index F5h bit 5 be set 0 Added ALERT# function on Pin 64 Added FAN60_100 power on strap pin on Pin 121 Added WDTRST# function on Pin56 Updated register description Updated application circuits Modified the description of Wakeup Control Register 2Dh bit 7(SPI_CS1_EN)
0.23P
2006/1/19
0.24P
2006/11/23
Please note that all data and specifications are subject to change without notice. All the trade marks of products and companies mentioned in this data sheet belong to their respective owners.
LIFE SUPPORT APPLICATIONS These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Fintek for any damages resulting from such improper use or sales.
Nov., 2006 V0.24P
www.DataSheet4U.com
F71882 Table of Content
1. 2. 3. 4. 5. 6.
7.
8.
General Description ........................................................................................................................1 Feature List .....................................................................................................................................1 Key Specification............................................................................................................................4 Block Diagram ................................................................................................................................4 Pin Configuration............................................................................................................................5 Pin Description................................................................................................................................5 6.1 Power Pin .....................................