DatasheetsPDF.com

ICSSSTUAH32868A

IDT

28-BIT CONFIGURABLE REGISTERED BUFFER


Description
www.DataSheet4U.com DATASHEET 28-BIT CONFIGURABLE REGISTERED BUFFER FOR DDR2 ICSSSTUAH32868A QERR pin (active low). The convention is even parity, i.e., valid parity is defined as an even number of ones across the DIMM-independent data inputs combined with the parity input bit. To calculate parity, all DIMM-independent D-inputs must be tied to a known log...



IDT

ICSSSTUAH32868A

File Download Download ICSSSTUAH32868A Datasheet


Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)