DatasheetsPDF.com

ST486DX Dataheets PDF



Part Number ST486DX
Manufacturers ST Microelectronics
Logo ST Microelectronics
Description ST 486 DX ASIC CORE
Datasheet ST486DX DatasheetST486DX Datasheet (PDF)

www.DataSheet4U.com ST 486 DX ASIC CORE Fully Static 3.3V 486 DX/DX2/DX4 ASIC CORE PRELIMINARY DATA s s s s s s s s s s Fully Static 486 compatible core able to operate from D.C to 120MHz Manufactured in a 0.35 micron five layer metal HCMOS process 8K byte unified instruction and data cache with write back capability Parallel processing integral floating point unit, with automatic power down mode Low Power system management modes Cell libraries for 2.2V and 3.3V supply with 5 V I/O interface .

  ST486DX   ST486DX


Document
www.DataSheet4U.com ST 486 DX ASIC CORE Fully Static 3.3V 486 DX/DX2/DX4 ASIC CORE PRELIMINARY DATA s s s s s s s s s s Fully Static 486 compatible core able to operate from D.C to 120MHz Manufactured in a 0.35 micron five layer metal HCMOS process 8K byte unified instruction and data cache with write back capability Parallel processing integral floating point unit, with automatic power down mode Low Power system management modes Cell libraries for 2.2V and 3.3V supply with 5 V I/O interface capability 2 - input NAND delay of 0.160 ns (typ) with fanout = 2. Broad I/O functionality including LVCMOS, LVTTL, GTL, PECL, and LVDS. High drive I/O; capability of sinking up to 48 mA with slew rate control, current spike suppression and impedance matching. Generators to support SPRAM, DPRAM, ROM and many other embedded functions. s s s s s s s s s s s Fully independent power and ground configurations for inputs, core and outputs. Programmable I/O ring capability up to 1000 pads. Output buffers capable of driving ISA, EISA, PCI, MCA, and SCSI interface levels. Active pull up and pull down devices. Buskeeper I/O functions. Oscillators for wide frequency spectrum. Broad range of 400 SSI cells. Design For Test includes LSSD macro library option and IEEE 1149.1 JTAG Boundary Scan architecture built in. Cadence based design system with interfaces from multiple workstations. Broad ceramic and plastic package range. Latchup trigger current > +/- 500 mA. ESD protection > +/- 4000 volts. Figure 1. Example 486 DX Core ASIC S e a o f G at e s S t a n d ar d C e l ls A AAAA AAA AA AAAAAAAA AAAAAAAA AAAAAAAA AAAAAAAA AAAAAA AA AAA A AA AAAAAAAAAAAAAAAAAAAAAA A AAAAAAAAAAAAAAAAAAAAAA AA A AAAA AAAA AAAA AA AAAA AAAA AA AAA AAAA A AAAA AAAA AAAA AAAA AA AAA AA AAAAAAAAAAAAAAAAAAAAAA A AAAAAAAAAAAAAAAAAAAAAA AA AA A AAAA AAAAAAAAAAAAAAAAAAAAAAA AAAA AAAA AAAA AAAA AA AAAA A AAAA AAAA AAAA AAAA AA AAAA AAAA AAAA AAAA AAAAAA AA AA AAAA AA AAAA AAAA AAAA A AAAA AA AAAA AAAA AAAA A AAAA AA AAAA AAAA AAAA A AAAA AAAA AA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAAAA AA AAAA AAAA SV G A C H IP S E T / P C I ID E / IS A 486 AAA AAA AAAAAA AAA AAA ROM AAAAAA AAA AAA AAA AAA AAA RAM AAAAAA AAAAAA AAA AAA DPRAM AAA AAA AAA AAA AAA AAA AAAA AAA AAAA AA AAAA A AAA AAAA AAA AAAA AA AAAA A AAA AAA AAAA AAA AAAA AA AAAA A AAA AAA AAAA AAAA A AAAA AAAA AA AAA AAA AAAA AAAA A AAAA AAAA AA AAA AAA AAAAAAAA A AAAA AAAAAA AAA AAA AAA AAA AAA AAA AAA AAA AAA AAA AAA AAA AAA AAA AAA AAAA AAA AAAA AAAA AAAA AAAA DX CORE AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAAAAAAAAA AAAAAAAA AAAA AAAA AAAAAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAAAAA AAAAAAA AAAA AAAAAAAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAA AAA AAAA AAAA AAAA AAAA AAAAAAA AAAAAAA AAAA AAAAAAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAAAAA AAAAAAA AAAA AAAAAAAA AAAA AAAA C u s t o m I/ O e .g R A M D A C October 1995 P r o g ra m m a b le I/O 1/8 ST 486 DX ASIC CORE PRODUCT OVERVIEW The ST 486 DX core is based on the design of the SGS-THOMSON standard 486 DX4 product. The core is capable of operating at the “external” bus speed or at two or three times the bus speed up to a maximum of 120MHz. Since the design is fully static the core can operate at any frequency between D.C and 120MHz. The core is manufactured on a high performance, low voltage, five level metal, HCMOS 0.35 micron process to achieve sub-nanosecond internal speeds while offering very low power dissipation and high noise immunity. The potential total gate count for application specific devices exceeds 2 million equivalent usable gates. The core operates over a Vdd voltage range of 2.2 to 3.6 volts. The core comes available with a full range of SSI, MSI libraries as well as generators for SPRAM, DPRAM, ROM. Where process and design philosophy permit it is possible to integrate existing “standard DEVICES” within a 486 core design. A full set of “chipset” function blocks are available to build support subsystems on chip blocks such as IDE controller, PCI bridge, DRAM controller etc. The I/O can be configured for circuits ranging from low voltage CMOS and TTL to 200 MHz plus low swing differential circuits. CLOCK-TRIPLED CP.


ST486DX ST486DX TPD4105AK


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)