DatasheetsPDF.com

MB91233L Dataheets PDF



Part Number MB91233L
Manufacturers Fujitsu Media Devices
Logo Fujitsu Media Devices
Description (MB9123x) 32-bit Microcontroller
Datasheet MB91233L DatasheetMB91233L Datasheet (PDF)

www.DataSheet4U.com FUJITSU SEMICONDUCTOR DATA SHEET DS07-16506-1E 32-bit Microcontroller CMOS FR60Lite MB91230 Series MB91233L/MB91F233/MB91F233L/MB91V230 s DESCRIPTION The MB91230 series is a line of standard microcontrollers, based on a 32-bit high-performance RISC CPU and containing variety of I/O resources, for embedded control applications which require high CPU performance at high speed processing. Audio motor control storage : Designed to specifications for embedded control applicati.

  MB91233L   MB91233L



Document
www.DataSheet4U.com FUJITSU SEMICONDUCTOR DATA SHEET DS07-16506-1E 32-bit Microcontroller CMOS FR60Lite MB91230 Series MB91233L/MB91F233/MB91F233L/MB91V230 s DESCRIPTION The MB91230 series is a line of standard microcontrollers, based on a 32-bit high-performance RISC CPU and containing variety of I/O resources, for embedded control applications which require high CPU performance at high speed processing. Audio motor control storage : Designed to specifications for embedded control applications which high CPU performance power processing. The MB91230 series belongs to the FR60Lite family. s FEATURES • 32-bit RISC, load/store architecture with a 5 stage pipeline • Maximum operating frequency: 33.6 MHz (oscillation frequency = 4.2 MHz, oscillation frequency 8-multiplier (PLL clock multiplication method) ) • 16-bit fixed length instructions (basic instructions) • Execution speed of instructions : 1 instruction per cycle (Continued) s PACKAGES 401-pin Ceramic PGA 120-pin Plastic LQFP 128-pin plastic FLGA (PGA-401C-A02) (FPT-120P-M05) (LGA-128P-M01) DataSheet 4 U .com www.DataSheet4U.com MB91230 Series (Continued) • Memory-to-memory transfer, bit handling, and barrel shift instructions, etc. : Instructions suitable for embedded applications • Function entry/exit instructions, multiple-register load/store instructions : Instructions adapted for C-language • Register interlock function : Facilitates coding in assembler • Built-in multiplier with instruction-level support - 32-bit multiplication with sign : 5 cycles - 16-bit multiplication with sign : 3 cycles • Interrupt (PC and PS save) : 6 cycles (16 priority levels) • Harvard architecture allowing program access and data access to be executed simultaneously • Instruction compatible with FR family • Capacity of built-in ROM and ROM type - MASK ROM : 256 KB - FLASH ROM : 256 KB • Capacity of built-in RAM : 16 KB • General-purpose ports : Maximum 98 ports (including N-ch open-drain port : 4 ports) • A/D converter (series-parallel type) - Resolution : 10-bit : 8 ch (4 ch × 2 unit) - Conversion time : 1.69 µs (Minimum conversion time) • D/A converter (R-2R type) - Resolution : 8-bit : 2 ch (independence) - Conversion speed : 0.6 µs (when load capacitance 20 pF) • External interrupt input : 16 ch • Bit search module (for REALOS) - Function for searching the MSB (Upper bit) in each word for the first “0” or “1” inverted point • UART (full-duplex double buffer) : 4 ch - Selectable parity On/Off - Asynchronous (start-stop synchronized) or clock-synchronous communications selectable - Internal timer for dedicated baud rate (U-timer) on each channel - External clock can be used as transfer clock - Error detection function for parity, frame and overrun • PPG : 16-bit × 6 ch • Up/down counter : 2 ch (8-bit × 2 ch or 16-bit × 1 ch) • Reload timer : 16-bit × 4 ch • Free-run timer : 16-bit × 2 ch • Watch timer : 15-bit × 1 ch • PWC : 8-bit × 2 ch • Input capture : 2 ch (interface with free-run timer 0) • Output compare : 4 ch (free-run timer 0 and output compare unit 0/1 cooperate, free-run timer 1 and output compare units 2/3) • LCD controller : SEG00 to SEG31/COM0 to COM3 (also serving as a port) • Clock monitor (peripheral clock output function) : 1 ch • Timebase/watchdog timer (26-bit) • Real-time clock (counting even with the real-time clock stopped) • Low Power Consumption Mode • Sleep/stop function • Package : LQFP-120, FLGA-128 • Technology : CMOS 0.35 µm • Power supply • Dual power supply configuration [internal logic 3.3 V, I/O 5.5 V(3.3 V for ADC and DAC input/output)] Note : Do not set the external bus mode in which the MB91230 series cannot operate. 2 DataSheet 4 U .com www.DataSheet4U.com MB91230 Series s PIN ASSIGNMENT • MB91233L, MB91F233, MB91F233L (TOP VIEW) P25/SOT2 P24/SIN2 P23/PWI1/OP3 P22/PWI0/OP2 P21/CKI1/OP1 P20/CKI0/OP0 P17/INT7 P16/INT6 P15/INT5 P14/INT4 P13/INT3 P12/INT2 X0 X1 VSS VCC P11/INT1 P10/INT0 P07/IC1 P06/IC0 P05/SCK1 P04/SOT1 P03/SIN1 P02/SCK0 P01/SOT0 P00/SIN0 V3 V2 V1 V0 120 119 118 117 116 115 114 113 112 111 110 109 108 107 106 105 104 103 102 101 100 99 98 97 96 95 94 93 92 91 P26/SCK2 P27/SIN3 P30/SOT3 P31/SCK3 P32/AIN0 P33/BIN0 P34/ZIN0 P35/AIN1 P36/BIN1 P37/ZIN1 P40/PPG0 P41/PPG1 X0A X1A VCC3B VSS VCC3 P42/PPG2 P43/PPG3 P44/TOT0 P45/TOT1 P46/TOT2 P47/CKOT P50/INT8 P51/INT9 P52/INT10 P53/INT11/PPG4 P54/INT12/PPG5 P55/INT13/TIN2 P56/INT14/TIN1 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 90 89 88 87 86 85 84 83 82 81 80 79 78 77 76 75 74 73 72 71 70 69 68 67 66 65 64 63 62 61 INIT MD0 MD1 MD2 P73/COM3 P72/COM2 P71/COM1 P70/COM0 P67/SEG31∗ P66/SEG30∗ P65/SEG29∗ P64/SEG28∗ PB3/SEG27 PB2/SEG26 VSS VCC PB1/SEG25 PB0/SEG24 PA7/SEG23 PA6/SEG22 PA5/SEG21 PA4/SEG20 PA3/SEG19 PA2/SEG18 PA1/SEG17 PA0/SEG16 P97/SEG15 P96/SEG14 P95/SEG13 P94/SEG12 P57/INT15/TIN0/ADTG0 PF3/TOT3 PF4/TIN3/ADTG1 PD0/DA0 P.


MB91230 MB91233L MB91F233


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)