128Mb: x16, x32 MOBILE SDRAM
SYNCHRONOUS DRAM
Features
Temperature Compensated Self Refresh (TCSR) Fully synchronous; all signals registered on positive edge of system clock Internal pipelined operation; column address can be changed every clock cycle Internal banks for hiding row access/precharge Programmable burst lengths: 1, 2, 4, 8, or full pa...
