DatasheetsPDF.com

PLL701-06

PhaseLink

(PLL701-01 - PLL701-06) Low EMI Spread Spectrum Multiplier Clock

m Preliminary PLL701-01/02/04/06 o c . Low EMI Spread Spectrum Multiplier Clock U 4 t e FEATURES PIN CONFIGURATION e h C...


PhaseLink

PLL701-06

File Download Download PLL701-06 Datasheet


Description
m Preliminary PLL701-01/02/04/06 o c . Low EMI Spread Spectrum Multiplier Clock U 4 t e FEATURES PIN CONFIGURATION e h Clock Generator with selectable Spread Spectrum S multiplier from ta 1x to 6x outputs. Outputa frequency ranges: 10MHz to 180MHz. Modulates external clocks including crystals, .D oscillators crystal and ceramic resonators. w Selectable Center Spread Modulation. w Selectable Modulation rate. w TTL/CMOS compatible outputs. XIN/FIN 1 2 3 4 8 7 6 5 VDD PLL701-0X XOUT/SD*^ SC0^ SC2^ FOUT GND 3.3V Operating Voltage. Low short term jitter. Available in 8-Pin 150mil SOIC. DESCRIPTIONS The PLL701-01/02/04/06 is a Spread Spectrum Clock Generator designed for the purpose of reducing EMI in high-speed digital systems. Any output frequency from 10 to 180MHz can be selected by programming 6 multiplier modes. The device is designed to operate over a very wide range of input frequencies and provides 1x to 6x modulated clock outputs. OUTPUT CLOCK (FOUT) SELECTION FOUT (-01) X1 X1 X1 X1 X1 X1 X1 X1 X1 X1 X1 X1 X1 X1 SD 1 1 0 1 0 1 0 1 0 1 0 1 0 1 SC2 0 0 0 0 0 0 0 1 1 1 1 1 1 1 SC1 0 0 0 1 1 1 1 0 0 0 0 1 1 1 m o .c U 4 t e e h S a t a .D w w w XIN/FIN = 10 ~ 30 MHz Note: SC1^ ^: Internal pull-up resistor (120k Ω for SD, 30 k Ω for SC0-SC2). *: The value of SD is latched upon powerup. The internal pull-up resistor results in a default high value when no pull-down resistor is connected to this pin (recommended external pull-down resistor of 27 k ...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)