DatasheetsPDF.com

STY60NM50 Dataheets PDF



Part Number STY60NM50
Manufacturers ST Microelectronics
Logo ST Microelectronics
Description N-CHANNEL Power MOSFET
Datasheet STY60NM50 DatasheetSTY60NM50 Datasheet (PDF)

N-CHANNEL 500V - 0.045Ω - 60A Max247 Zener-Protected MDmesh™Power MOSFET TYPE STY60NM50 n n n n n n n STY60NM50 VDSS 500V RDS(on) < 0.05Ω ID 60 A TYPICAL RDS(on) = 0.045Ω HIGH dv/dt AND AVALANCHE CAPABILITIES IMPROVED ESD CAPABILITY LOW INPUT CAPACITANCE AND GATE CHARGE LOW GATE INPUT RESISTANCE TIGHT PROCESS CONTROL INDUSTRY’S LOWEST ON-RESISTANCE 2 1 3 Max247 DESCRIPTION The MDmesh™ is a new revolutionary MOSFET technology that associates the Multiple Drain process with the Company’s .

  STY60NM50   STY60NM50


Document
N-CHANNEL 500V - 0.045Ω - 60A Max247 Zener-Protected MDmesh™Power MOSFET TYPE STY60NM50 n n n n n n n STY60NM50 VDSS 500V RDS(on) < 0.05Ω ID 60 A TYPICAL RDS(on) = 0.045Ω HIGH dv/dt AND AVALANCHE CAPABILITIES IMPROVED ESD CAPABILITY LOW INPUT CAPACITANCE AND GATE CHARGE LOW GATE INPUT RESISTANCE TIGHT PROCESS CONTROL INDUSTRY’S LOWEST ON-RESISTANCE 2 1 3 Max247 DESCRIPTION The MDmesh™ is a new revolutionary MOSFET technology that associates the Multiple Drain process with the Company’s PowerMESH™ horizontal layout. The resulting product has an outstanding low on-resistance, impressively high dv/dt and excellent avalanche characteristics. The adoption of the Company’s proprietary strip technique yields overall dynamic performance that is significantly better than that of similar competition’s products. APPLICATIONS The MDmesh™ family is very suitable for increasing power density of high voltage converters allowing system miniaturization and higher efficiencies. INTERNAL SCHEMATIC DIAGRAM ABSOLUTE MAXIMUM RATINGS Symbol VDS VDGR VGS ID ID IDM (l) PTOT VESD(G-S) dv/dt (1) Tstg Tj August 2002 Parameter Drain-source Voltage (VGS = 0) Drain-gate Voltage (RGS = 20 kΩ) Gate- source Voltage Drain Current (continuous) at TC = 25°C Drain Current (continuous) at TC = 100°C Drain Current (pulsed) Total Dissipation at TC = 25°C Gate source ESD(HBM-C=100pF, R=15KΩ) Derating Factor Peak Diode Recovery voltage slope Storage Temperature Max. Operating Junction Temperature Value 500 500 ±30 60 37.8 240 560 6 4.5 15 –65 to 150 150 (1)ISD ≤60A, di/dt ≤400A/µs, V DD ≤ V(BR)DSS, Tj ≤ T JMAX Unit V V V A A A W KV W/°C V/ns °C °C 1/8 (•)Pulse width limited by safe operating area STY60NM50 THERMAL DATA Rthj-case Rthj-amb Tl Thermal Resistance Junction-case Thermal Resistance Junction-ambient Max Max 0.22 30 300 °C/W °C/W °C Maximum Lead Temperature For Soldering Purpose AVALANCHE CHARACTERISTICS Symbol IAR EAS Parameter Avalanche Current, Repetitive or Not-Repetitive (pulse width limited by Tj max) Single Pulse Avalanche Energy (starting Tj = 25 °C, ID = IAR, VDD = 35 V) Max Value 30 1.4 Unit A J ELECTRICAL CHARACTERISTICS (TCASE = 25 °C UNLESS OTHERWISE SPECIFIED) OFF Symbol V(BR)DSS IDSS IGSS Parameter Drain-source Breakdown Voltage Zero Gate Voltage Drain Current (VGS = 0) Gate-body Leakage Current (VDS = 0) Test Conditions ID = 250 µA, VGS = 0 VDS = Max Rating VDS = Max Rating, TC = 125 °C VGS = ± 20V Min. 500 10 100 ± 10 Typ. Max. Unit V µA µA µA ON (1) Symbol VGS(th) RDS(on) Parameter Gate Threshold Voltage Static Drain-source On Resistance Test Conditions VDS = VGS, ID = 250µA VGS = 10V, ID = 30A Min. 3 Typ. 4 0.045 Max. 5 0.05 Unit V Ω DYNAMIC Symbol gfs (1) Ciss Coss Crss RG Parameter Forward Transconductance Input Capacitance Output Capacitance Reverse Transfer Capacitance Gate Input Resistance f=1 MHz Gate DC Bias = 0 Test Signal Level = 20mV Open Drain Test Conditions VDS > ID(on) x RDS(on)max, ID = 30A VDS = 25V, f = 1 MHz, VGS = 0 Min. Typ. 35 7500 980 200 1.5 Max. Unit S pF pF pF Ω Note: 1. Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %. 2/8 STY60NM50 ELECTRICAL CHARACTERISTICS (CONTINUED) SWITCHING ON Symbol td(on) tr Qg Qgs Qgd Parameter Turn-on Delay Time Rise Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Test Conditions VDD = 250V, ID = 30A RG = 4.7Ω VGS = 10V (see test circuit, Figure 3) VDD = 400V, ID = 60A, VGS = 10V Min. Typ. 51 58 190 53 97 266 Max. Unit ns ns nC nC nC SWITCHING OFF Symbol tr(Voff) tf tc Parameter Off-voltage Rise Time Fall Time Cross-over Time Test Conditions VDD = 400V, ID = 60A, RG = 4.7Ω, VGS = 10V (see test circuit, Figure 5) Min. Typ. 51 46 108 Max. Unit ns ns ns SOURCE DRAIN DIODE Symbol ISD ISDM (2) VSD (1) trr Qrr IRRM trr Qrr IRRM Parameter Source-drain Current Source-drain Current (pulsed) Forward On Voltage Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current Reverse Recovery Time Reverse Recovery Charge Reverse Recovery Current ISD = 60A, VGS = 0 ISD = 60A, di/dt = 100A/µs, VDD = 100 V, Tj = 25°C (see test circuit, Figure 5) ISD = 60A, di/dt = 100A/µs, VDD = 100 V, Tj = 150°C (see test circuit, Figure 5) 532 9.9 37 636 13.4 42 Test Conditions Min. Typ. Max. 60 240 1.5 Unit A A V ns µC A ns µC A Note: 1. Pulsed: Pulse duration = 300 µs, duty cycle 1.5 %. 2. Pulse width limited by safe operating area. Safe Operating Area Thermal Impedance 3/8 STY60NM50 Output Characteristics Transfer Characteristics Transconductance Static Drain-source On Resistance Gate Charge vs Gate-source Voltage Capacitance Variations 4/8 STY60NM50 Normalized Gate Threshold Voltage vs Temp. Normalized On Resistance vs Temperature Source-drain Diode Forward Characteristics 5/8 STY60NM50 Fig. 1: Unclamped Inductive Load Test Circuit Fig. 2: Unclamped Inductive Waveform Fig. 3: Switching Times Test Circuit For Resistive Load Fig. 4: Gate Charge test Circuit Fig. 5: Test Circuit For Inductive Load Switching And Diode Recovery Times 6/8 S.


SC240 STY60NM50 STY60NK30Z


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)