Document
05003
LCA05C
thru
Only One Name Means ProT ek’Tion™
LCA24C
LOW CAPACIT ANCE TVS ARRA Y
APPLICA TIONS ✔ Ethernet - 10/100 Base T ✔ RS-485 ✔ xDSL & ATM ✔ SCSI & USB ✔ Audio/Video I/O Ports IEC COMPA TIBILITY (EN61000-4) ✔ 61000-4-2 (ESD): Air - 15kV, Contact - 8kV ✔ 61000-4-4 (EFT): 40A - 5/50ns ✔ 61000-4-5 (Surge): 24A, 8/20µs Level 2 (Line-Ground) & Level 3 (Line-Line) FEA TURES ✔ 800 Watts Peak Pulse Power per Line (tp=8/20µs) ✔ Bidirectional Configuration ✔ ESD Protection > 40 kilovolts ✔ Available in Five (5) Voltage Types: 5V to 24V ✔ Standard Dual-In-Line Package ✔ Protects Up to Six (6) Lines ✔ LOW CAPACITANCE: 15pF MECHANICAL CHARACTERISTICS ✔ Molded 16 Pin Dual-In-Line (DIP) Package ✔ Weight 1.2 grams (Approximate) ✔ Flammability rating UL 94V-0 ✔ Packaging: 25 Pieces Per Tube ✔ Marking: Logo, Part Number, Date Code & Pin One Defined By Dot on Top of Package 16 PIN DIP
PIN CONFIGURA TION
16
15
14
13
12
11
10
9
1
2
3
4
5
6
7
8
05003.R6 8/03
1
www.protekdevices.com
LCA05C
thru
LCA24C
DEVICE CHARACTERISTICS MAXIMUM RATINGS @ 25°C Unless Otherwise Specified
PARAMETER Peak Pulse Power (tp = 8/20µs) - See Figure 1 Operating Temperature Storage Temperature SYMBOL PPP TJ TSTG VALUE 800 -55°C to 150°C -55°C to 150°C UNITS Watts °C °C
ELECTRICAL CHARACTERISTICS PER LINE @ 25°C Unless Otherwise Specified
PART NUMBER (Notes 1) RATED STAND-OFF VOLTAGE MINIMUM BREAKDOWN VOLTAGE @ 1mA V(BR) VOLTS MAXIMUM CLAMPING VOLTAGE (See Fig. 2) @ IP = 1 A VC VOLTS MAXIMUM CLAMPING VOLTAGE (See Fig. 2) @ 8/20µs VC @ IPP MAXIMUM LEAKAGE CURRENT @VWM ID µA MAXIMUM TEMPERATURE CAPACITANCE COEFFICIENT OF V(BR) @ 0V, 1 MHz C pF θV(BR) mV/°C
V WM VOLTS
LCA05C LCA08C LCA12C LCA15C LCA24C
5.0 8.0 12.0 15.0 24.0
6.0 8.5 13.3 16.7 26.7
9.8 12.3 19.0 25.5 40.0
24V @ 45A 25.5V @ 40A 32V @ 34A 38V @ 27A 48V @ 22A
100 10 4 4 4
15 15 15 15 15
3 9 16 17 26
Note 1: Tested on pin pairs 1 & 16, 2 & 15, 3 &14, 4 & 13, 5 & 12, 6 & 11, 7 & 10 and 8 & 9.
10,000
PPP - Peak Pulse Power - Watts
FIGURE 1 PEAK PULSE POWER VS PULSE TIME
IPP - Peak Pulse Current - % of IPP
120 100 80 60 40 20 0 tf
FIGURE 2 PULSE WAVE FORM
Peak Value IPP TEST WAVEFORM PARAMETERS tf = 8µs td = 20µs
800W 8/20µs Waveform 1,000
e-t
100
td = t I /2 PP
10 0.1
1
10 100 td - Pulse Duration - µs
1,000
10,000
0
5
10
15 t - Time - µs
20
25
30
05003.R6 8/03
2
www.protekdevices.com
LCA05C
thru
LCA24C
GRAPHS
FIGURE 3 POWER DERATING CURVE
100 80
% Of Rated Power
Peak Pulse Power 8/20µs
60
40 20 Average Power 0 0 25 50 75 100 125 TL - Lead Temperature - °C 150
FIGURE 4 OVERSHOOT & CLAMPING VOLTAGE FOR LCA05C
25
5 Volts per Division
15
5
-5
-15 ESD Test Pulse: 12 kilovolt, 1/30ns (waveform)
FIGURE 5 TYPICAL CLAMPING VOLTAGE VS PEAK PULSE CURRENT FOR LCA05C
16
VC - Clamping Voltage - Volts
12
8
4
0 0 2 4 6 8 10 12 14 16 18 IPP - Peak Pulse Current - Amps
05003.R6 8/03
3
www.protekdevices.com
LCA05C
thru
LCA24C
APPLICA TION NOTE
The LCA Series are low capacitance, bidirectional TVS arrays that are designed to protect I/O or high speed data lines from the damaging effects of ESD or EFT. This product series has a surge capability of 800 Watts PPP per line for an 8/20µs waveshape and offers ESD protection > 40kV. BIDIRECTIONAL COMMON-MODE CONFIGURATION (Figure 1) Ideal for use in USB applications, the LCA Series provides up to six (6) lines of protection in a common-mode configuration as depicted in Figure 1. Circuit connectivity is as follows: ✔ Pins 2, 3, 4, 5, 6, and 7 are connected to ground. ✔ Pins 15 and 14 connected to Port #1 D- and D+. ✔ Pins 13 and 12 connected to Port #2 D+ and D-. ✔ Pins 11 and 10 connected to Port #3 D+ and D-.
Figure1. Typical Common- Mode USB Protection Circuit
PORT #1 D+
USB OUTPUT CONNECTOR
USB OUTPUT CONNECTOR
PORT #2 D+ D-
CIRCUIT BOARD LAYOUT RECOMMENDATIONS
D-
Circuit board layout is critical for Electromagnetic Compatibility (EMC) protection. The following guidelines are recommended: ✔ The protection device should be placed near the input terminals or connectors. By placing the TVS close to the connectors, the device will divert the transient current immediately before it can be coupled into the nearby traces. The path length between the TVS devices and the protected line should be minimized All conductive loops including power and ground loops should be minimized The transient current return path to ground should be kept as short as possible to reduce parasitic inductance. Ground planes should be used whenever possible. For Multilayer PCBs, use ground vias.
15
14
13
12
USB IC
2
3
4
5
USB OUTPUT CONNECTOR
D+ D11 10 PORT #3
✔ ✔ ✔
6
7
✔
05003.R6 8/03
4
www.protekdevices.com
LCA05C
thru
LCA24C
PACKAGE OUTLINE & DIMENSIONS
PACKAGE OUTLINE
16 PIN DIP
A
DIMENSIONS
Orientation Dot (Pin #1) B C I 12 Places F
DIM A B C D E F G H I J K L
MILLIMETERS MIN MAX 6.10 7.37 0.25 0° 0.51 3.17 0.84 TYP 0.38 2.54 TYP
INCHES MIN MAX
G D 16 Places E H L
J 12 Place.