Dual D Flip-Flop
DATA SHEET www.onsemi.com
Dual D Flip-Flop with Set and Reset
MC74HC74A, MC74HCT74A
The MC74HC74A is identical in pinou...
Description
DATA SHEET www.onsemi.com
Dual D Flip-Flop with Set and Reset
MC74HC74A, MC74HCT74A
The MC74HC74A is identical in pinout to the LS74. The device inputs are compatible with standard CMOS outputs; with pullup resistors, they are compatible with LSTTL outputs.
This device consists of two D flip−flops with individual Set, Reset, and Clock inputs. Information at a D−input is transferred to the corresponding Q output on the next positive going edge of the clock input. Both Q and Q outputs are available from each flip−flop. The Set and Reset inputs are asynchronous.
Features
Output Drive Capability: 10 LSTTL Loads Outputs Directly Interface to CMOS, NMOS, and TTL Operating Voltage Range:
2.0 to 6.0 V (HC), 4.5 to 5.5 V (HCT)
Low Input Current: 1.0 mA High Noise Immunity Characteristic of CMOS Devices In Compliance with the JEDEC Standard No. 7.0 A Requirements Chip Complexity: 136 FETs or 34 Equivalent Gates −Q Suffix for Automotive and Other Applications Requiring Unique
Site and Control Change Requirements; AEC−Q100 Qualified and PPAP Capable
These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS
Compliant
14 1
MARKING DIAGRAMS
14
SOIC−14 D SUFFIX CASE 751A
1
XXXXXXXXX AWLYWW
14 1
TSSOP−14 DT SUFFIX CASE 948G
14
XXXX XXXX ALYWG
G 1
XXXX A WL, L Y WW, W G or G
= Specific Device Code = Assembly Location = Wafer Lot = Year = Work Week = Pb−Free Package
(Note: Microdot may be in either location)
ORDERING INFORMATION
See detailed ordering, marking a...
Similar Datasheet