DatasheetsPDF.com

ML6554

3A Bus Termination Regulator

Description

www.fairchildsemi.com ML6554 3A Bus Termination Regulator Features Can source and sink up to 3A, no heat sink required Integrated Power MOSFETs Generates termination voltages for DDR SDRAM, SSTL-2 SDRAM, SGRAM, or equivalent memories Generates termination voltages for active termination schemes for DDR SDRAM, GTL+, Rambus, VME, LV-TTL, HSTL, PECL a...

Fairchild

Download ML6554 Datasheet

Similar Datasheet

ML6509 Active SCSI Terminator - Micro Linear
ML6510 Series Programmable Adaptive Clock Manager (PACMan) - Micro Linear
ML6516244 16-Bit Buffer/Line Driver with 3-State Outputs - Micro Linear
ML6518 18 Line Hot-Insertable Active SCSI Terminator - Micro Linear
ML65244 High Speed Dual Quad Buffer/Line Drivers - Micro Linear
ML65245 High Speed Octal Buffer Transceivers - Micro Linear
ML6553 Bus Termination Regulator - Fairchild
ML6554 3A Bus Termination Regulator - Fairchild
ML6554 3A Bus Termination Regulator - Micro Linear
ML65541 High Speed Octal Buffer/Line Drivers - Micro Linear

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)