128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document by MCM63P733A/D
Advance Information
MCM63P733A
128K x 32 ...
Description
MOTOROLA
SEMICONDUCTOR TECHNICAL DATA
Order this document by MCM63P733A/D
Advance Information
MCM63P733A
128K x 32 Bit Pipelined BurstRAM Synchronous Fast Static RAM
The MCM63P733A is a 4M–bit synchronous fast static RAM designed to provide a burstable, high performance, secondary cache for the PowerPC™ and other high performance microprocessors. It is organized as 128K words of 32 bits each, fabricated with high performance silicon gate CMOS technology. This device integrates input registers, an output register, a 2–bit address counter, and high speed SRAM onto a single monolithic circuit for reduced parts count in cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability. Addresses (SA), data inputs (DQx), and all control signals except output enable (G) and Linear Burst Order (LBO) are clock (K) controlled through positive–edge–triggered noninverting registers. Bursts can be initiated with either ADSP or ADSC input pins. Subsequent burst addresses can be generated internally by the MCM63P733A (burst sequence operates in linear or interleaved mode dependent upon state of LBO) and controlled by the burst address advance (ADV) input pin. Write cycles are internally self–timed and are initiated by the rising edge of the clock (K) input. This feature eliminates complex off–chip write pulse generation and provides...
Similar Datasheet