DatasheetsPDF.com

M54HCT393 Dataheets PDF



Part Number M54HCT393
Manufacturers ST Microelectronics
Logo ST Microelectronics
Description DUAL BINARY COUNTER
Datasheet M54HCT393 DatasheetM54HCT393 Datasheet (PDF)

M54HCT393 M74HCT393 DUAL BINARY COUNTER . . . . . . . HIGH SPEED fMAX = 80 MHz (TYP.) AT VCC = 5 V LOW POWER DISSIPATION ICC = 4 µA (MAX.) AT TA = 25 °C COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8V (MAX) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE |IOH| = IOL = 4 mA (MIN.) BALANCED PROPAGATION DELAYS tPLH = tPHL PIN AND FUNCTION COMPATIBLE WITH 54/74LS393 B1R (Plastic Package) F1R (Ceramic Package) M1R (Micro Package) C1R (Chip Carrier) ORDER CODES : M54H.

  M54HCT393   M54HCT393



Document
M54HCT393 M74HCT393 DUAL BINARY COUNTER . . . . . . . HIGH SPEED fMAX = 80 MHz (TYP.) AT VCC = 5 V LOW POWER DISSIPATION ICC = 4 µA (MAX.) AT TA = 25 °C COMPATIBLE WITH TTL OUTPUTS VIH = 2V (MIN.) VIL = 0.8V (MAX) OUTPUT DRIVE CAPABILITY 10 LSTTL LOADS SYMMETRICAL OUTPUT IMPEDANCE |IOH| = IOL = 4 mA (MIN.) BALANCED PROPAGATION DELAYS tPLH = tPHL PIN AND FUNCTION COMPATIBLE WITH 54/74LS393 B1R (Plastic Package) F1R (Ceramic Package) M1R (Micro Package) C1R (Chip Carrier) ORDER CODES : M54HCT393F1R M74HCT393M1R M74HCT393B1R M74HCT393C1R DESCRIPTION The M54/74HCT393 is a high speed CMOS DUAL BINARY COUNTER fabricated in silicon gate C2MOS technology. It has the same high speed performance of LSTTL combined with true COMS low power consumption. This counter circuit contains independent ripple carry counters and two 4-bit ripple carry binary counters, which can be cascated to create a single divide by 256 counter. Each 4-bit counter is incremented on the high to low transition (negative edge) of the clock input,and each has an independent clear input. When clear is set to high all four bits of each counter are set to a low level. This enables count truncation and allows the implementation of divide by N counter configurations. This integrated circuit has input and output characteristics that are fully compatible with 54/74 LSTTL logic families. M54/74HCT devices are designed to directly interface HSC2MOS systems with TTL and NMOS components. They are also plug in replacements for LSTTL devices giving a reduction of power consumption. All inputs are equipped with protection circuits against static discharge and transient excess voltage. October 1993 NC = No Internal Connection PIN CONNECTIONS (top view) 1/12 M54/M74HCT393 INPUT AND OUTPUT EQUIVALENT CIRCUIT TRUTH TABLE INPUTS CLOCK X CLEAR H L L X: Don’t Care OUTPUS QD L QC L COUNT UP NO CHANGE QB L QA L COUNT 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 OUTPUT QD L L L L L L L L H H H H H H H H QC L L L L H H H H L L L L H H H H QB L L H H L L H H L L H H L L H H QA L H L H L H L H L H L H L H L H 2/12 M54/M74HCT393 LOGIC DIAGRAM TIMING CHART 3/12 M54/M74HCT393 PIN DESCRIPTION PIN No 1, 13 2, 12 3, 4, 5, 6 7 14 SYMBOL 1 CLOCK 2 CLOCK 1 CLEAR 2 CLEAR 1QA to 1QD GND VCC NAME AND FUNCTION Clock Input (HIGH to LOW Edge triggered) Asynchronouns Master Reset Inputs Flip Flop Outputs Flip Flop Outputs Ground (0V) Positive Supply Voltage IEC LOGIC SYMBOL 11, 10, 9, 8 2QA to 2QD ABSOLUTE MAXIMUM RATINGS Symbol VCC VI VO IIK IOK IO ICC or IGND PD Tstg TL Parameter Supply Voltage DC Input Voltage DC Output Voltage DC Input Diode Current DC Output Diode Current DC Output Source Sink Current Per Output Pin DC VCC or Ground Current Power Dissipation Storage Temperature Lead Temperature (10 sec) Value -0.5 to +7 -0.5 to VCC + 0.5 -0.5 to VCC + 0.5 ± 20 ± 20 ± 25 ± 50 500 (*) -65 to +150 300 Unit V V V mA mA mA mA mW o o C C Absolute Maximum Ratings are those values beyond which damage to the device.


M54HCT374 M54HCT393 M54HCT533


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)