QUINT DIFFERENTIAL LINE RECEIVER
www.DataSheet4U.com
MC10E416, MC100E416 5V ECL Quint Differential Line Receiver
Description
The MC10E416/100E416 is a ...
Description
www.DataSheet4U.com
MC10E416, MC100E416 5V ECL Quint Differential Line Receiver
Description
The MC10E416/100E416 is a 5-bit differential line receiving device. The 2.0 GHz of bandwidth provided by the high frequency outputs makes the device ideal for buffering of very high speed oscillators. The design incorporates two stages of gain, internal to the device, making it an excellent choice for use in high bandwidth amplifier applications. The differential inputs have internal clamp structures which will force the Q output of a gate in an open input condition to go to a LOW state. Thus, inputs of unused gates can be left open and will not affect the operation of the rest of the device. Note that the input clamp will take affect only if both inputs fall 2.5 V below VCC. The VBB pin, an internally generated voltage supply, is available to this device only. For single-ended input conditions, the unused differential input is connected to VBB as a switching reference voltage. VBB may also rebias AC coupled inputs. When used, decouple VBB and VCC via a 0.01 mF capacitor and limit current sourcing or sinking to 0.5 mA. When not used, VBB should be left open. The 100 Series contains temperature compensation.
Features
http://onsemi.com
PLCC−28 FN SUFFIX CASE 776
MARKING DIAGRAM*
1 28
MCxxxE416FNG AWLYYWW
Differential D and Q; VBB available 600 ps Max. Propagation Delay High Frequency Outputs 2 Stages of Gain PECL Mode Operating Range: VCC = 4.2 V to 5.7 V with VEE = 0...
Similar Datasheet