DatasheetsPDF.com

S5T8555 Dataheets PDF



Part Number S5T8555
Manufacturers Samsung semiconductor
Logo Samsung semiconductor
Description TIME SLOT ASSIGNMENT CIRCUIT
Datasheet S5T8555 DatasheetS5T8555 Datasheet (PDF)

TIME SLOT ASSIGNMENT CIRCUIT S5T8555 INTRODUCTION The S5T8555 is a per channel Time Slot Assignment Circuit (TSAC) that produces 8-bit receive and transmit time slots for four 1 CHIP CODEC. Each frame synchronization pulse may be independently assigned to a time slot in a frame of up to 64 time slots 20-CERDIP FEATURES • • • • • • • • Single, 5V operation Low power consumption: 5mW Controls four 1 CHIP CODEC Independent transmit and receive frame syncs channel unidirectional mode Up to 64 ti.

  S5T8555   S5T8555


Document
TIME SLOT ASSIGNMENT CIRCUIT S5T8555 INTRODUCTION The S5T8555 is a per channel Time Slot Assignment Circuit (TSAC) that produces 8-bit receive and transmit time slots for four 1 CHIP CODEC. Each frame synchronization pulse may be independently assigned to a time slot in a frame of up to 64 time slots 20-CERDIP FEATURES • • • • • • • • Single, 5V operation Low power consumption: 5mW Controls four 1 CHIP CODEC Independent transmit and receive frame syncs channel unidirectional mode Up to 64 time slots per frame Compatible with S5T8554B/7B CODECs TTL and CMOS compatible ORDERING INFORMATION Device S5T8555X01-L0B0 Package 20−CERDIP Operating Temperature −20°C to 125°C 1 S5T8555 TIME SLOT ASSIGNMENT CIRCUIT PIN CONFIGURATION FSX1 FSR1 FSX0 FSR0 TSX DC CLKC CS MODE 1 2 3 4 5 6 7 8 9 20 VCC 19 FSR2 18 FSX2 17 FSR3 16 FSX3 15 CH0 14 CH1 13 RSYC /CH2 12 XSYC 11 BCLK KT8555 S5T8555 GND 10 2 TIME SLOT ASSIGNMENT CIRCUIT S5T8555 PIN DISCRIPTION Pin No 3 1 18 16 4 2 19 17 5 6 7 8 9 10 11 12 13 Symbol FSX0 FSX1 FSX2 FSX3 FSR0 FSR1 FSR2 FSR3 TSX DC CLKC CS MODE GND BCLK XSYC Description A Transmit frame sync output which is normally low, and goes active-high for 8 cycles of BCLK when a valid transmit time slot assignment is made. A Receive frame sync output which is normally low, and goes active-high for 8 cycles of BCLK when a valid receive time slot assignment is made. This pin pulls low during any active transmit time slot. (N-channel open drain) The input for an 8 bit serial control word. X is the first bit clocked in. The clock input for the control interface. The active-low chip select for the control interface. Mode 1 = Open or VCC Mode 2 = Gnd Ground The bit clock input (2.048 MHz) The transmit Time Slot Output sync pulse input. Must be synchronous with BCLK. RSYC /CH2 The receive time slot sync pulse input. Must be synchronous with BCLK. In mode 1 this input is the receive time slot 0 sync pulse, RSY C, which must be synchronous with BCLK. In mode 2 this is the CH2 input for the MSB of the channel select word. CH1 CH0 VCC The input for the NSB (next significant bit) of the channel select word. The input for the LSB (last significant bit) of the channel select word, which defines the frame sync output affected by the following control word. Power supply pin. 5V ± 5% 14 15 20 3 S5T8555 TIME SLOT ASSIGNMENT CIRCUIT ABSOLUTE MAXIMUM RATING (Ta = 25°C) Characteristic Positive Supply Voltage Input Voltage Output Voltage Operating Temperature Range Storage Temperature Range Lead Temperature (Soldering, 10 secs) Symbol VCC VI VO TOPR TSTG TLEAD Value 70. VCC + 0.3 ~ −0.3 VCC + 0.3 ~ −0.3 − 25 ~ 125 − 65 ~ 150 300 Unit V V V °C °C °C 4 TIME SLOT ASSIGNMENT CIRCUIT S5T8555 ELECTRICAL CHARACTERISTICS (Unless otherwise noted; VCC = 5.0V ± 5%, Ta = 0°C to 70°C) Characteristic Operating Current Input Voltage High Input Voltage Low Input Current 1 Input Current 2 Output Voltage High Output Voltage Low Symbol ICC VIH VIL II1 II2 VOH Test Conditions BCLK = 2.048MHz, all output open − − All Inputs Except Mode, VIL≤VIN≤VIH Mode, VIN = 0V FSX and FSR Outputs, IOH = 3mA FSX and FSR Outputs, IOH = 3mA TSX output, IOL=3mA Rise and Fall Time of Clock Delay to TS X Low Delay to TS X High Hold Time BCLK to Frame Sync Set-Up Time from Frame Sync BCLK Delay Time from BLCK Low to FSX/R0-3 High or Low Hold Time from Channel Select to CLK Set-Up Time from Channel Select to CLK Period of Clock Width of Clock High Width of Clock Low Set-Up Time from DC to CLK Hold Time from CLK to DC Set-Up Time from CS to CLK Hold Time from CLK to CS tR (CK) tF (CK) tD (TSXL) tD (TSXH) tH (BFS) tH (FSB) tD tH (CSC) tSU (CSC) tCK tW (CKH) tW (CKL) tSU (DCC) tH (CDC) tSU (CC) tH (CC) BCLK, CLKC BCLK, CLK BCLK, CLK − − − − CL = 50pF − − BCLK, CLKC CL=50pF RL=1kΩ − − Min. − 2.0 − −1 −100 2.4 − − − − 30 50 30 − Typ. 1 − − − − − − − − − − − − − − − − − − − − − − Max. 1.5 − 0.7 1 − − 0.4 0.4 50 140 100 − − 50 − − − − − − − − − Unit mA V V µA µA V V V nS nS nS nS nS nS 50 30 240 50 50 30 50 30 100 nS nS nS nS nS nS nS nS nS 5 S5T8555 TIME SLOT ASSIGNMENT CIRCUIT TIMING DIAGRAM tHCD tW(CKH) tW(CKL) CONTROL INTERFACE tH(CC) CLKC t R(CK) tF(CK) tSU(CC) tH(CC) CS t SU(CC) CH0, CH1 AND CH2 tSU(DcC) DC 1 2 tWCH tSU(FSB) BCLK t H(BFS) t RS XSYC OR RSYC tD FSX OR FSR tD(TSxH) MIN tD(TSxH) MAX TSX t FS tF(CK) 1 tDT(SxL) 2 t W(CKL) t R(CK) tD 3 4 5 6 7 8 3 4 OUTPUT 5 6 7 tH(CSC) 8 tSU(CSC) Figure 1. APPLICATION INFORMATION OPERATING CONTROL MODE 1 The S5T8555 is a control interface which requires an 8 bit serial control word. Either one of the frame sync output group, FSX0 to FXX3 or FSR0 to FSR3, affected by the control word is defined by the two bits, X and R. Time slot selected from 0 to 63 is specified. A frame sync output is highly active for one time slot which is equivalent to 8 cycles of BCLK. Up to 64 time slots are allowed to form a frame. There are two operational mode. In mode 1, each channel of transmit and receive direction.


S5T8554B S5T8555 S5T8701


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)