DatasheetsPDF.com

HD74CDC2509B

Renesas

3.3-V Phase-lock Loop Clock Driver

HD74CDC2509B 3.3-V Phase-lock Loop Clock Driver REJ03D0825-0900 (Previous: ADE-205-218G) Rev.9.00 Apr 07, 2006 Descript...


HD74CDC2509B

Renesas


Octopart Stock #: O-1203597

Findchips Stock #: 1203597-F

Web ViewView HD74CDC2509B Datasheet

File DownloadDownload HD74CDC2509B PDF File




Description
HD74CDC2509B 3.3-V Phase-lock Loop Clock Driver REJ03D0825-0900 (Previous: ADE-205-218G) Rev.9.00 Apr 07, 2006 Description The HD74CDC2509B is a high-performance, low-skew, low-jitter, phase-lock loop clock driver. It uses a phase-lock loop (PLL) to precisely align, in both frequency and phase, the feedback (FBOUT) output to the clock (CLK) input
More View signal. It is specifically designed for use with synchronous DRAMs. The HD74CDC2509B operates at 3.3 V VCC and is designed to drive up to five clock loads per output. One bank of five outputs and one bank of four outputs provide nine low-skew, low-jitter copies of the input clock. Output signal duty cycles are adjusted to 50 percent independent of the duty cycle at the input clock. Each bank of outputs can be enabled or disabled separately via the control (1G and 2G) inputs. When the G inputs are high, the outputs switch in phase and frequency with CLK; when the G inputs are low, the outputs are disabled to the logic-low state. Unlike many pr






Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)