Document
Data Sheet
Octal, 12-/16-Bit nanoDAC+ with 2 ppm/°C Reference, I2C Interface
AD5671R/AD5675R
FEATURES
High performance High relative accuracy (INL): ±3 LSB maximum at 16 bits Total unadjusted error (TUE): ±0.14% of FSR maximum Offset error: ±1.5 mV maximum Gain error: ±0.06% of FSR maximum Low drift 2.5 V reference: 2 ppm/°C typical
Wide operating ranges −40°C to +125°C temperature range 2.7 V to 5.5 V power supply
Easy implementation User selectable gain of 1 or 2 (GAIN pin/bit) 1.8 V logic compatibility
400 kHz I2C-compatible serial interface 20-lead, RoHS-compliant TSSOP and LFCSP
APPLICATIONS
Optical transceivers Base station power amplifiers Process control (PLC input/output cards) Industrial automation Data acquisition systems
GENERAL DESCRIPTION
The AD5671R/AD5675R are low power, octal, 12-/16-bit buffered voltage output digital-to-analog converters (DACs). They include a 2.5 V, 2 ppm/°C internal reference (enabled by default) and a gain select pin giving a full-scale output of 2.5 V (gain = 1) or 5 V (gain = 2). The devices operate from a single 2.7 V to 5.5 V supply and are guaranteed monotonic by design. The AD5671R/AD5675R are available in a 20-lead TSSOP and in a 20-lead LFCSP and incorporate a power-on reset circuit and a RSTSEL pin that ensures the DAC outputs power up to zero scale or midscale and remain there until a valid write. The AD5671R/ AD5675R contain a power-down mode, reducing the current consumption to 1 μA typical while in power-down mode.
Table 1. Octal nanoDAC+® Devices
Interface
Reference
16-Bit
SPI
Internal
AD5676R
External
AD5676
I2C
Internal
AD5675R
12-Bit AD5672R Not applicable AD5671R
PRODUCT HIGHLIGHTS
1. High Relative Accuracy (INL) AD5671R (12-bit): ±1 LSB maximum AD5675R (16-bit): ±3 LSB maximum
2. Low Drift, 2.5 V On-Chip Reference
FUNCTIONAL BLOCK DIAGRAM
VLOGIC
VDD
VREFOUT
AD5671R/AD5675R
SCL SDA
A1 A0
LDAC RESET
INPUT REGISTER
INPUT REGISTER
INPUT REGISTER
INPUT REGISTER
INPUT REGISTER
INPUT REGISTER
INPUT REGISTER
INPUT REGISTER
DAC REGISTER
DAC REGISTER
DAC REGISTER
DAC REGISTER
DAC REGISTER
DAC REGISTER
DAC REGISTER
DAC REGISTER
2.5V REF
STRING DAC 0
BUFFER
STRING DAC 1
BUFFER
STRING DAC 2
BUFFER
STRING DAC 3
BUFFER
STRING DAC 4
BUFFER
STRING DAC 5
BUFFER
STRING DAC 6
BUFFER
STRING DAC 7
BUFFER
VOUT0 VOUT1 VOUT2 VOUT3 VOUT4 VOUT5 VOUT6 VOUT7
POWER-ON RESET
GAIN POWER-DOWN
×1/×2
LOGIC
INTERFACE LOGIC
12664-001
RSTSEL
Figure 1.
GAIN
GND
Rev. C
Document Feedback
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarksandregisteredtrademarksarethepropertyoftheirrespectiveowners.
One Technology Way, .