Dual 4-Stage Binary Counter
Description
Data sheet acquired from Harris Semiconductor SCHS186E
September 1997 - Revised August 2003
CD54HC393, CD74HC393, CD54HCT393, CD74HCT393
High-Speed CMOS Logic Dual 4-Stage Binary Counter
[ /Title (CD74 HC393 , CD74 HCT39 3) /Subject (High Speed CMOS
Features
Description
Fully Static Operation
Buffered Inputs
Common Reset
Negative-Edge Clocking
...
Similar Datasheet