MT48LC8M32LFF5-8 |
|
Click to view a larger image
| Part Number | MT48LC8M32LFF5-8 |
| Manufacturer | Micron Technology |
| Description | . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .5 Ball Assignment . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .... |
| Features |
Mobile SDRAM
MT48LC8M32LF, MT48V8M32LF, MT48H8M32LF - 2 Meg x 32 x 4 banks
For the latest data sheet, refer to Micron’s Web site: www.micron.com/products/dram/mobile
Features
• • • • • • • • • • • • • • • Low voltage power supply Partial array self refresh power-saving mode Temperature Compensated Self Refresh (TCSR) Deep power-down mode Programmable output drive strength Fully synchronous; all signals registered on positive edge of system clock Internal pipelined operation; column address can be changed every clock cycle Internal banks for hiding row access/precharge Programmable burst leng... |
| Datasheet |
 MT48LC8M32LFF5-8 Data Sheet
PDF 1.59MB |
| Distributor | Stock | Price | Buy |
|---|
| No. | Part # | Manufacture | Description | Datasheet |
|---|---|---|---|---|
|
|
|
Micron Technology |
MOBILE SDRAM |
|
|
|
|
Micron Technology |
MOBILE SDRAM |
|
|
|
|
Micron Technology |
MOBILE SDRAM |
|
|
|
|
Micron Technology |
MOBILE SDRAM |
|
|
|
|
Micron Technology |
SYNCHRONOUS DRAM |
|
|
|
|
Micron Technology |
(MT48LCxxMxxAx) SYNCHRONOUS DRAM |
|
|
|
|
Micron Technology |
2 Meg x 16 x 4 Banks SDR SDRAM |
|
|
|
|
Micron Technology |
(MT48xxxMxxLFFx) SYNCHRONOUS DRAM |
|
|
|
|
Micron Technology |
(MT48xx8Mxxxx) SYNCHRONOUS DRAM |
|
|
|
|
Micron Technology |
(MT48xxxMxxLFFx) SYNCHRONOUS DRAM |
|
|
|
|
Micron Technology |
(MT48xx8Mxxxx) SYNCHRONOUS DRAM |
|
|
|
|
Micron Technology |
SDR SDRAM |
|