For a complete list of related documentation, click here. CY241V08A-01, -04 Logic Block Diagram Not Recommended for New Designs Selector Guide Part Number CY241V08A-01 CY241V08A-04 Outputs Input Frequency Range 1 13.5 MHz pullable crystal input according to Cypress specification 1 13.5 MHz pu.
■ Integrated Phase-Locked Loop (PLL)
■ Low Jitter, High Accuracy Outputs
■ VCXO with Analog Adjust
■ 3.3 V Operation
■ Compatible with MK3727 (
–1,
–4)
■ Application compatibility for a wide variety of Designs
■ Enables Design compatibility
■ Lower Drive Strength settings (CY241V08A
–04)
Benefits
■ Digital VCXO control
■ Second source for existing designs
■ Highest performance PLL tailored for multimedia applications
■ Meets critical timing requirements in complex system designs
Functional Description
For a complete list of related documentation, click here.
CY241V08A-01, -04 Logic Block Diagr.
Distributor | Stock | Price | Buy |
---|
No. | Part # | Manufacture | Description | Datasheet |
---|---|---|---|---|
|
|
Cypress Semiconductor |
MPEG Clock Generator |
|
|
|
Cypress Semiconductor |
MPEG Clock Generator |
|
|
|
Cypress Semiconductor |
(CY241V08A-05/-06) MPEG Clock Generator |
|
|
|
Cypress Semiconductor |
(CY241V08A-05/-06) MPEG Clock Generator |
|
|
|
Cypress Semiconductor |
Clock Generator |
|
|
|
Cypress Semiconductor |
MPEG Clock Generator |
|
|
|
Cypress Semiconductor |
MPEG Clock Generator |
|
|
|
Cypress Semiconductor |
MPEG Clock Generator |
|
|
|
Cypress Semiconductor |
MediaClock 27-MHz VCXO Clock Generator |
|
|
|
Cypress |
MPEG Clock Generator |
|
|
|
Cypress Semiconductor |
HOTLink II SMPTE Receiver Training Clock |
|
|
|
Cypress Semiconductor |
MediaClock Digital TV Clock Generator |
|
|
|
Cypress Semiconductor |
MediaClock Graphics Clock Generator |
|
|
|
Cypress Semiconductor |
MediaClock Multimedia Clock Generator |
|
|
|
Cypress Semiconductor |
MediaClock MPEG Clock Generator |
|