logo
Search by part number and manufacturer or description

HYB25D512160CT Datasheet

Download Datasheet
HYB25D512160CT File Size : 1.90MB

HYB25D512160CT (HYB25D512xx0Cx) DDR SDRAM

Read and write accesses to the DDR SDRAM are burst oriented; accesses start at a selected location and continue for a programmed number of locations in a programmed sequence. Accesses begin with the registration of an Active command, which is then followed by a Read or Write command. The address bit.

Features













• Burst Lengths: 2, 4, or 8 CAS Latency: 2, 2.5, 3 Auto Precharge option for each burst access Auto Refresh and Self Refresh Modes RAS-lockout supported tRAP=tRCD 7.8 µs Maximum Average Periodic Refresh Interval 2.5 V (SSTL_2 compatible) I/O VDDQ = 2.5 V ± 0.2 V VDD = 2.5 V ± 0.2 V P-TFBGA-60-11 package P-TSOPII-66-1 package RoHS Compliant Products1)
• Double data rate architecture: two data transfers per clock cycle
• Bidirectional data strobe (DQS) is transmitted and received with data, to be used in capturing data at the receiver
• DQS is edge-aligned with data for re.

HYB25D512160CT HYB25D512160CT HYB25D512160CT

Similar Product

No. Part # Manufacture Description Datasheet
1 HYB25D512160CC
Qimonda
(HYB25D512xx0Cx) DDR SDRAM Datasheet
2 HYB25D512160CE
Qimonda
(HYB25D512xx0Cx) DDR SDRAM Datasheet
3 HYB25D512160CF
Qimonda
(HYB25D512xx0Cx) DDR SDRAM Datasheet
4 HYB25D512160AT
Infineon Technologies AG
512Mbit Double Data Rate SDRAM Datasheet
5 HYB25D512160BC
Infineon
512Mbit Double Data Rate SDRAM Datasheet
More datasheet from Qimonda
Since 2014 :: D4U Semiconductor :: (Privacy Policy & Contact)