Document | DataSheet (450.52KB) |
and is subject to change without notice. Hynix semiconductor does not assume any responsibility for use of circuits described. No patent licenses are implied. Rev. 0.1 /May 2004 www.DataSheet4U.com HY5DU56422D(L)TP HY5DU56822D(L)TP HY5DU561622D(L)TP DESCRIPTION PRELIMINARY The Hynix HY5DU56422D(L.
•
•
•
•
•
•
• VDD, VDDQ = 2.5V +/- 0.2V All inputs and outputs are compatible with SSTL_2 interface Fully differential clock inputs (CK, /CK) operation Double data rate interface Source synchronous - data transaction aligned to bidirectional data strobe (DQS) x16 device has two bytewide data strobes (UDQS, LDQS) per each x8 I/O Data outputs on DQS edges when read (edged DQ) Data inputs on DQS centers when write (centered DQ) On chip DLL align DQ and DQS transition with CK transition DM mask write data-in at the both rising and falling edges of the data strobe
•
•
•
•
•
•
•
•
• All addresses an.
Distributor | Stock | Price | Buy |
---|
No. | Part # | Manufacture | Description | Datasheet |
---|---|---|---|---|
|
|
Hynix Semiconductor |
(HY5DU56xx22A(L)T) 256M-S DDR SDRAM |
|
|
|
Hynix Semiconductor |
(HY5DU56xx22DT) 256Mb DDR SDRAM |
|
|
|
Hynix Semiconductor |
(HY5DU56xx22A(L)T) 256M-S DDR SDRAM |
|
|
|
Hynix Semiconductor |
(HY5DU56x22BT-D4x) 256M-P DDR SDRAM |
|
|
|
Hynix Semiconductor |
(HY5DU56x22BT-D4x) 256M-P DDR SDRAM |
|
|
|
Hynix Semiconductor |
(HY5DU56xxxC(L)F) 256M DDR SDRAM |
|
|
|
Hynix Semiconductor |
(HY5DU56xx22CT) 256M-P DDR SDRAM |
|
|
|
Hynix Semiconductor |
(HY5DU56xx22DT) 256Mb DDR SDRAM |
|
|
|
Hynix Semiconductor |
(HY5DU56x22DTP) 256M DDR SDRAM |
|
|
|
Hynix Semiconductor |
(HY5DU56xxx(L)T) 2nd 256M DDR SDRAM |
|
|
|
Hynix Semiconductor |
(HY5DU56xx22A(L)T) 256M-S DDR SDRAM |
|
|
|
Hynix Semiconductor |
(HY5DU56xxxC(L)F) 256M DDR SDRAM |
|
|
|
Hynix Semiconductor |
(HY5DU56xx22CT) 256M-P DDR SDRAM |
|
|
|
Hynix |
256M gDDR SDRAM |
|
|
|
Hynix Semiconductor |
(HY5DU56xx22DT) 256Mb DDR SDRAM |
|