NDP6030PL P-Channel Logic Level Enhancement Mode Field Effect Transistor

NDP6030PL P-Channel Logic Level Enhancement Mode Field Effect Transistor

These P-Channel logic level enhancement mode power field effect transistors are produced using Fairchild's proprietary, high cell density, DMOS technology. This very high density process is especially tailored to minimize on-state resistance. These devices are particularly suited for low voltage app.

Features

-30 A, -30 V. RDS(ON) = 0.042 Ω @ VGS= -4.5 V RDS(ON) = 0.025 Ω @ VGS= -10 V. Critical DC electrical parameters specified at elevated temperature. Rugged internal source-drain diode can eliminate the need for an external Zener diode transient suppressor. High density cell design for extremely low RDS(ON). 175°C maximum junction temperature rating. ________________________________________________________________________________ S G D Absolute Maximum Ratings Symbol VDSS VGSS ID PD Parameter Drain-Source Voltage T C = 25°C unless otherwise noted NDP6030PL -30 ±16 -30 -90 75 0.5 -65 to 175.