logo
Search by part number and manufacturer or description
QL2009-0PQ208I
zoom Click to view a larger image

QL2009-0PQ208I 3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility

Document Datasheet DataSheet (272.83KB)

QL2009-0PQ208I 3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility

Pin TDI TRSTB TMS TCK TDO STM I/ACLK I/GCLK I I/O VCC GND Function Test Data In for JTAG Active low Reset for JTAG Test Mode Select for JTAG Test Clock for JTAG Test data out for JTAG Special Test Mode High-drive input and/or array network driver High-drive input and/or global network driver High-d.

Features

-3.3V and 5.0V operation with low standby power -I/O pin-compatibility between different devices in the same packages -PCI compliant (at 5.0V), full speed 33 MHz implementations -High design security provided by security fuses QL2009 Block Diagram 672 Logic Cells 3-35 QL2009 PRODUCT SUMMARY The QL2009 is a 9,000 usable ASIC gate,16,000 usable PLD gate member of the pASIC 2 family of FPGAs. pASIC 2 FPGAs employ a unique combination of architecture, technology, and software tools to provide high speed, high usable density, low price, and flexibility in the same devices. The flexibility and sp.

QL2009-0PQ208I QL2009-0PQ208I QL2009-0PQ208I
Distributor Stock Price Buy

Similar Product

No. Part # Manufacture Description Datasheet
1 QL2009-0PQ208C
ETC
3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility Datasheet
2 QL2009-0PB256C
ETC
3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility Datasheet
3 QL2009-0PB256I
ETC
3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility Datasheet
4 QL2009-0PF144C
ETC
3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility Datasheet
5 QL2009-0PF144I
ETC
3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility Datasheet
6 QL2009-1PB256C
ETC
3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility Datasheet
7 QL2009-1PB256I
ETC
3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility Datasheet
8 QL2009-1PF144C
ETC
3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility Datasheet
9 QL2009-1PF144I
ETC
3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility Datasheet
10 QL2009-1PQ208C
ETC
3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility Datasheet
11 QL2009-1PQ208I
ETC
3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility Datasheet
12 QL2009-2PB256C
ETC
3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility Datasheet
13 QL2009-2PB256I
ETC
3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility Datasheet
14 QL2009-2PF144C
ETC
3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility Datasheet
15 QL2009-2PF144I
ETC
3.3V and 5.0V pASIC 2 FPGA Combining Speed/ Density/ Low Cost and Flexibility Datasheet
More datasheet from ETC
Since 2014 :: D4U Semiconductor :: (Privacy Policy & Contact)