DatasheetsPDF.com

74AUP1G00-Q100

Part Number	74AUP1G00-Q100
Manufacturer	nexperia
Description	Low-power 2-input NAND gate
Published	Jul 29, 2019
Detailed Description	74AUP1G00-Q100 Low-power 2-input NAND gate Rev. 2 — 13 January 2022 Product data sheet 1. General description The 74AU...
Datasheet	74AUP1G00-Q100 PDF File

Overview

74AUP1G00-Q100 Low-power 2-input NAND gate Rev.
2 — 13 January 2022 Product data sheet 1.
General description The 74AUP1G00-Q100 is a single 2-input NAND gate.
Schmitt-trigger action at all inputs makes the circuit tolerant of slower input rise and fall times.
This device ensures very low static and dynamic power consumption across the entire VCC range from 0.
8 V to 3.
6 V.
This device is fully specified for partial power down applications using IOFF.
The IOFF circuitry disables the output, preventing the damaging backflow current through the device when it is powered down.
This product has been qualified to the Automotive Electronics Council (AEC) standard Q100 (Grade 1) and is suitable fo...

Similar Datasheet

74AUP1G00-Q100 Low-power 2-input NAND gate - nexperia

Since 2006. D4U Semicon,
Electronic Components Datasheet Search Site. (Privacy Policy & Contact)