Search by part number and manufacturer or description
CY2SSTV850 |
|
Click to view a larger image
| Part Number | CY2SSTV850 |
| Manufacturer | Silicon Laboratories |
| Description | This PLL clock buffer is designed for 2.5 VDD and 2.5 AVDD operation and differential data input and output levels. This device is a zero-delay buffer that distributes a differential clock input pair ... |
| Features |
• Phase-locked loop clock distribution for Double Data Rate Synchronous DRAM applications • 1:10 differential outputs • External Feedback pins (FBINT, FBINC) are used to synchronize the outputs to the clock input • SSCG: Spread Aware™ for EMI reduction • 48-pin SSOP and TSSOP packages • Conforms to JEDEC JC40 and JC42.5 DDR specifications Description This PLL clock buffer is designed for 2.5 VDD and 2.5 AVDD operation and differential data input and output levels. This device is a zero-delay buffer that distributes a differential clock input pair (CLKINT, CLKINC) to ten differential pair of c... |
| Document |
 CY2SSTV850 Data Sheet
PDF 129.11KB |
| Distributor | Stock | Price | Buy |
|---|
| No. | Part # | Manufacture | Description | Datasheet |
|---|---|---|---|---|
|
|
|
Cypress Semiconductor |
Differential Clock Buffer/Driver |
|
|
|
|
Silicon Laboratories |
Differential Clock Buffer/Driver |
|
|
|
|
Cypress Semiconductor |
Differential Clock Buffer/Driver |
|
|
|
|
Silicon Laboratories |
Differential Clock Buffer/Driver DDR333/PC2700-Compliant |
|
|
|
|
Cypress Semiconductor |
Differential Clock Buffer/Driver DDR333/PC2700-Compliant |
|
|
|
|
Silicon Laboratories |
Differential Clock Buffer/Driver DDR400/PC3200-Compliant |
|
|
|
|
Cypress Semiconductor |
Differential Clock Buffer/Driver DDR400/PC3200-Compliant |
|
|
|
|
Cypress Semiconductor |
Differential Clock Buffer/Driver |
|
|
|
|
SpectraLinear |
14-Bit Regstered Buffer |
|
|
|
|
Cypress Semiconductor |
14-Bit Registered Buffer |
|