GS82582D20GE 288Mb SigmaQuad-II+ SRAM

GS82582D20GE 288Mb SigmaQuad-II+ SRAM

Table Symbol Description Type Comments SA Synchronous Address Inputs Input — R Synchronous Read Input Acti.

Features

• 2.5 Clock Latency
• Simultaneous Read and Write SigmaQuad™ Interface
• JEDEC-standard pinout and package
• Dual Double Data Rate interface
• Byte Write controls sampled at data-in time
• Burst of 4 Read and Write
• On-Die Termination (ODT) on Data (D), Byte Write (BW), and Clock (K, K) intputs
• 1.8 V +100/
  –100 mV core power supply
• 1.5 V or 1.8 V HSTL Interface
• Pipelined read operation
• Fully coherent read and write pipelines
• ZQ pin for programmable output drive strength
• Data Valid Pin (QVLD) Support
• IEEE 1149.1 JTAG-compliant Boundary Scan
• RoHS-compliant 165-bump BGA package Si.