DatasheetsPDF.com

CY7C1215F

Cypress Semiconductor

1-Mb (32K x 32) Pipelined Sync SRAM


CY7C1215F
CY7C1215F

PDF File CY7C1215F PDF File


Description
CY7C1215F www.
DataSheet4U.
com 1-Mb (32K x 32) Pipelined Sync SRAM Features • Registered inputs and outputs for pipelined operation • 32K × 32 common I/O architecture • 3.
3V core power supply • 3.
3V I/O operation • Fast clock-to-output times — 3.
5ns (for 166-MHz device) — 4.
0 ns (for 133-MHz device) • Provide high-performance 3-1-1-1 access rate • User-selectable burst counter supporting Intel Pentium® interleaved or linear burst sequences • Separate processor and controller address strobes • Synchronous self-timed writes • Asynchronous output enable • Offered in JEDEC-standard 100-pin TQFP package • “ZZ” Sleep Mode Option counter for internal burst operation.
All synchronous inputs are gated by registers controlled by a positive-edge-triggered Clock Input (CLK).
The synchronous inputs include all addresses, all data inputs, address-pipelining Chip Enable (CE1), depth-expansion Chip Enables (CE2 and CE3), Burst Control inputs (ADSC, ADSP, and ADV), Write Enables (BW[A:D], and BWE), and Global Write (GW).
Asynchronous inputs include the Output Enable (OE) and the ZZ pin.
Addresses and chip enables are registered at rising edge of clock when either Address Strobe Processor (ADSP) or Address Strobe Controller (ADSC) are active.
Subsequent burst addresses can be internally generated as controlled by the Advance pin (ADV).
Address, data inputs, and write controls are registered on-chip to initiate a self-timed Write cycle.
This part supports Byte Write operations (see Pin Descriptions and Truth Table for further details).
Write cycles can be one to four bytes wide as controlled by the Byte Write control inputs.
GW when active LOW causes all bytes to be written.
The CY7C1215F operates from a +3.
3V core power supply while all outputs may operate with a +3.
3V supply.
All inputs and outputs are JEDEC-standard JESD8-5-compatible.
Functional Description[1] The CY7C1215F SRAM integrates 32,768 x 32 SRAM cells with advanced synchronous peripheral circuitry and a two-bit Logic ...



Similar Datasheet


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)