DatasheetsPDF.com

DM74LS109A

Dual Positive-Edge-Triggered J-K Flip-Flop

Description

DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs June 1986 Revised March 2000 DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flop with Preset, Clear, and Complementary Outputs General Description This device contains two independent positive-edge-triggered J-K flip-flops with complementary outputs. The J...

Fairchild Semiconductor

DM74LS109A PDF File

Similar Datasheet

DM74LS10 Triple 3-Input NAND Gate - Fairchild Semiconductor
DM74LS10 Triple 3-Input NAND Gates - National Semiconductor
DM74LS107A Dual Negative-Edge- Triggered Master-Slave J-K Flip-Flops - National Semiconductor
DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flop - Fairchild Semiconductor
DM74LS109A Dual Positive-Edge-Triggered J-K Flip-Flops - National Semiconductor

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)