DatasheetsPDF.com

LTC2157-12

Linear

Dual 12-Bit 250Msps/210Msps/170Msps ADCs

FEATURES n 68.5dB SNR n 90dB SFDR n Low Power: 628mW/592mW/545mW Total n Single 1.8V Supply n DDR LVDS Outputs n E...


Linear

LTC2157-12

File Download Download LTC2157-12 Datasheet


Description
FEATURES n 68.5dB SNR n 90dB SFDR n Low Power: 628mW/592mW/545mW Total n Single 1.8V Supply n DDR LVDS Outputs n Easy-to-Drive 1.5VP-P Input Range n 1.25GHz Full-Power Bandwidth S/H n Optional Clock Duty Cycle Stabilizer n Low Power Sleep and Nap Modes n Serial SPI Port for Configuration n Pin Compatible 14-Bit Versions n 64-Lead (9mm × 9mm) QFN Package APPLICATIONS n Communications n Cellular Basestations n Software Defined Radios n Medical Imaging n High Definition Video n Testing and Measurement Instruments TYPICAL APPLICATION ANALOG INPUT S/H VDD CHANNEL A 12-BIT PIPELINED ADC CORE CORRECTION LOGIC CLOCK CLOCK/DUTY CYCLE CONTROL ANALOG INPUT S/H CHANNEL B 12-BIT PIPELINED ADC CORE CORRECTION LOGIC GND LTC2157-12/ LTC2156-12/LTC2155-12 Dual 12-Bit 250Msps/ 210Msps/170Msps ADCs DESCRIPTION The LTC®2157-12/LTC2156-12/LTC2155-12 are a family of dual 250Msps/210Msps/170Msps 12-bit A/D converters designed for digitizing high frequency, wide dynamic range signals. They are perfect for demanding communications applications with AC performance that includes 68.5dB SNR and 90dB spurious free dynamic range (SFDR). The 1.25GHz input bandwidth allows the ADC to achieve high undersampling ratio with very low attenuation. The latency is only six clock cycles. DC specs include ±0.26LSB INL (typ), ±0.16LSB DNL (typ) and no missing codes over temperature. The transition noise is 0.54LSBRMS. The digital outputs are double data rate (DDR) LVDS. The ENC+ and EN...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)