3-Output Any-to-Any Clock Multiplier and Frequency Synthesizer
Register Map: Section 6.2
Features
Four Input Clocks One crystal/CMOS input Two differential/CMOS inputs One sin...
Description
Register Map: Section 6.2
Features
Four Input Clocks One crystal/CMOS input Two differential/CMOS inputs One single-ended/CMOS input Any input frequency from 9.72MHz to 1250MHz (9.72MHz to 300MHz for CMOS) Clock selection by pin or register control
Low-Jitter Fractional-N APLL and 3 Outputs Any output frequency from <1Hz to 1035MHz High-resolution fractional frequency conversion with 0ppm error Easy-to-configure, encapsulated design requires no external VCXO or loop filter components Each output has independent dividers Output jitter as low as 0.16ps RMS (12kHz20MHz integration band) Outputs are CML or 2xCMOS, can interface to LVDS, LVPECL, HSTL, SSTL and HCSL In 2xCMOS mode, the P and N pins can be different frequencies (e.g. 125MHz and 25MHz) Per-output supply pin with CMOS output voltages from 1.5V to 3.3V
ZL30250, ZL30251
4-Input, 3-Output Any-to-Any Clock Multiplier and Frequency Synthesizer ICs
Data Sheet
March 2015
Ordering Information
ZL30250LDG1 ZL30250LDF1 ZL30251LDG1 ZL30251LDF1
32 Pin QFN 32 Pin QFN 32 Pin QFN 32 Pin QFN
Trays Tape and Reel Trays Tape and Reel
Matte Tin
Package size: 5 x 5 mm
-40C to +85C
Precise output alignment circuitry and peroutput phase adjustment
Per-output enable/disable and glitchless start/stop (stop high or low)
General Features
Automatic self-configuration at power-up from external (ZL30250) or internal (ZL30251) EEPROM; up to four configs, pin-selectable
SPI or I2C processor Interface...
Similar Datasheet