DatasheetsPDF.com

29F200BB Dataheets PDF



Part Number 29F200BB
Manufacturers STMicroelectronics
Logo STMicroelectronics
Description M29F200BB
Datasheet 29F200BB Datasheet29F200BB Datasheet (PDF)

M29F200BT M29F200BB 2 Mbit (256Kb x8 or 128Kb x16, Boot Block) Single Supply Flash Memory PRELIMINARY DATA s SINGLE 5V±10% SUPPLY VOLTAGE for PROGRAM, ERASE and READ OPERATIONS s ACCESS TIME: 45ns s PROGRAMMING TIME – 8µs per Byte/Word typical s 7 MEMORY BLOCKS – 1 Boot Block (Top or Bottom Location) – 2 Parameter and 4 Main Blocks s PROGRAM/ERASE CONTROLLER – Embedded Byte/Word Program algorithm – Embedded Multi-Block/Chip Erase algorithm – Status Register Polling and Toggle Bits – Ready/Busy .

  29F200BB   29F200BB



Document
M29F200BT M29F200BB 2 Mbit (256Kb x8 or 128Kb x16, Boot Block) Single Supply Flash Memory PRELIMINARY DATA s SINGLE 5V±10% SUPPLY VOLTAGE for PROGRAM, ERASE and READ OPERATIONS s ACCESS TIME: 45ns s PROGRAMMING TIME – 8µs per Byte/Word typical s 7 MEMORY BLOCKS – 1 Boot Block (Top or Bottom Location) – 2 Parameter and 4 Main Blocks s PROGRAM/ERASE CONTROLLER – Embedded Byte/Word Program algorithm – Embedded Multi-Block/Chip Erase algorithm – Status Register Polling and Toggle Bits – Ready/Busy Output Pin s ERASE SUSPEND and RESUME MODES – Read and Program another Block during Erase Suspend s UNLOCK BYPASS PROGRAM COMMAND – Faster Production/Batch Programming s TEMPORARY BLOCK UNPROTECTION MODE s LOW POWER CONSUMPTION – Standby and Automatic Standby s 100,000 PROGRAM/ERASE CYCLES per BLOCK s 20 YEARS DATA RETENTION – Defectivity below 1 ppm/year s ELECTRONIC SIGNATURE – Manufacturer Code: 0020h – M29F200BT Device Code: 00D3h – M29F200BB Device Code: 00D4h 44 TSOP48 (N) 12 x 20mm 1 SO44 (M) Figure 1. Logic Diagram VCC 17 A0-A16 15 DQ0-DQ14 W DQ15A–1 M29F200BT E M29F200BB BYTE G RB RP VSS AI02912 October 1999 This is preliminary information on a new product now in development or undergoing evaluation. Details are subject to change without notice. 1/22 M29F200BT, M29F200BB Figure 2A. TSOP Connections A15 1 48 A16 A14 BYTE A13 VSS A12 DQ15A–1 A11 DQ7 A10 DQ14 A9 DQ6 A8 DQ13 NC DQ5 NC DQ12 W DQ4 RP 12 M29F200BT 37 VCC NC 13 M29F200BB 36 DQ11 NC DQ3 RB DQ10 NC DQ2 NC DQ9 A7 DQ1 A6 DQ8 A5 DQ0 A4 G A3 VSS A2 E A1 24 25 A0 AI02913 Table 1. Signal Names A0-A16 Address Inputs DQ0-DQ7 Data Inputs/Outputs DQ8-DQ14 Data Inputs/Outputs DQ15A–1 Data Input/Output or Address Input E Chip Enable G Output Enable W Write Enable RP Reset/Block Temporary Unprotect RB Ready/Busy Output BYTE Byte/Word Organization Select VCC Supply Voltage VSS Ground NC Not Connected Internally 2/22 Figure 2B. SO Connections NC RB NC A7 A6 A5 A4 A3 A2 A1 A0 E VSS G DQ0 DQ8 DQ1 DQ9 DQ2 DQ10 DQ3 DQ11 1 44 2 43 3 42 4 41 5 40 6 39 7 38 8 37 9 36 10 35 11 M29F200BT 34 12 M29F200BB 33 13 32 14 31 15 30 16 29 17 28 18 27 19 26 20 25 21 24 22 23 AI02914 RP W A8 A9 A10 A11 A12 A13 A14 A15 A16 BYTE VSS DQ15A–1 DQ7 DQ14 DQ6 DQ13 DQ5 DQ12 DQ4 VCC SUMMARY DESCRIPTION The M29F200B is a 2 Mbit (256Kb x8 or 128Kb x16) non-volatile memory that can be read, erased and reprogrammed. These operations can be performed using a single 5V supply. On power-up the memory defaults to its Read mode where it can be read in the same way as a ROM or EPROM. The M29F200B is fully backward compatible with the M29F200. The memory is divided into blocks that can be erased independently so it is possible to preserve valid data while old data is erased. Each block can be protected independently to prevent accidental Program or Erase commands from modifying the memory. Program and Erase commands are written to the Command Interface of the memory. An on-chip Program/.


TDA4292 29F200BB 2SD1316


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)