DatasheetsPDF.com

74AC299

STMicroelectronics

8 BIT PIPO SHIFT REGISTER

74AC299 8 BIT PIPO SHIFT REGISTER WITH ASYNCHRONOUS CLEAR s HIGH SPEED: s fMAX = 240MHz (TYP.) at VCC = 5V s LOW POWER...


STMicroelectronics

74AC299

File Download Download 74AC299 Datasheet


Description
74AC299 8 BIT PIPO SHIFT REGISTER WITH ASYNCHRONOUS CLEAR s HIGH SPEED: s fMAX = 240MHz (TYP.) at VCC = 5V s LOW POWER DISSIPATION: ICC = 8µA(MAX.) at TA=25°C s HIGH NOISE IMMUNITY: )VNIH = VNIL = 28 % VCC (MIN.) t(ss 50Ω TRANSMISSION LINE DRIVING CAPABILITY ucs SYMMETRICAL OUTPUT IMPEDANCE: d|IOH| = IOL = 24mA (MIN) ro )s BALANCED PROPAGATION DELAYS: P t(stPLH ≅ tPHL s OPERATING VOLTAGE RANGE: lete ucVCC (OPR) = 2V to 6V ds PIN AND FUNCTION COMPATIBLE WITH so ro74 SERIES 299 b Ps IMPROVED LATCH-UP IMMUNITY - O teDESCRIPTION ) leThe 74AC299 is an advanced high-speed CMOS t(s o8-BIT PIPO SHIFT REGISTER (3-STATE) sfabricated with sub-micron silicon gate and c bdouble-layer metal wiring C2MOS technology. du OThese devices have four modes (HOLD, SHIFT ro -LEFT, SHIFT RIGHT and LOAD DATA). Each P t(s)mode is chosen by two function select inputs (S0, DIP SOP TSSOP ORDER CODES PACKAGE DIP SOP TSSOP TUBE 74AC299B 74AC299M T&R 74AC299MTR 74AC299TTR S1) as shown in the Truth Table. When one or both enable inputs, (G1, G2) are high, the eight input/output terminals are in the high-impedance state; however sequential operation or clearing of the register is not affected. Clear function is asynchronous to clock. All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage. OObbssoolleettee ProducPIN CONNECTION AND IEC LOGIC SYMBOLS April 2001 1/13 74AC299 INPUT AND OUTPUT EQUIVALENT CIRCUIT ...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)