DatasheetsPDF.com

TC74VHC368F

Toshiba

Hex Bus Buffer

TC74VHC367,368F/FT/FK TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VHC367F, TC74VHC367FT, TC74VHC367FK...


Toshiba

TC74VHC368F

File Download Download TC74VHC368F Datasheet


Description
TC74VHC367,368F/FT/FK TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic TC74VHC367F, TC74VHC367FT, TC74VHC367FK TC74VHC368F, TC74VHC368FT, TC74VHC368FK Hex Bus Buffer TC74VHC367F/FT/FK TC74VHC368F/FT/FK Non-Inverted, 3-State Outputs Inverted, 3-State Outputs TC74VHC367F, TC74VHC368F The TC74VHC367 and 368 are advanced high speed CMOS HEX BUS BUFFERs fabricated with silicon gate C2MOS technology. They achieve the high speed operation similar to equivalent Bipolar Schottky TTL while maintaining the CMOS low power dissipation. They contain six buffers; four buffers are controlled by an enable input ( G1 ), and the other two buffers are controlled by another enable input ( G2 ). The outputs of each buffer group are enabled when G1 and/or G2 inputs are held low; if held high, these outputs are in a high impedance state. The TC74VHC367 is a non-inverting output type, while the TC74VHC368 is an inverting output type. An input protection circuit ensures that 0 to 5.5 V can be applied to the input pins without regard to the supply voltage. This device can be used to interface 5 V to 3 V systems and two supply systems such as battery back up. This circuit prevents device destruction due to mismatched supply and input voltages. Features High speed: tpd = 3.8 ns (typ.) at VCC = 5 V Low power dissipation: ICC = 4 μA (max) at Ta = 25°C High noise immunity: VNIH = VNIL = 28% VCC (min) Power down protection is provided on all inputs. Balanced propagation delays: tpLH ∼...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)