2.7GHz I2C-bus controlled low phase noise frequency synthesizer
INTEGRATED CIRCUITS
DATA SHEET
TSA5059 2.7 GHz I2C-bus controlled low phase noise frequency synthesizer
Preliminary sp...
Description
INTEGRATED CIRCUITS
DATA SHEET
TSA5059 2.7 GHz I2C-bus controlled low phase noise frequency synthesizer
Preliminary speciļ¬cation File under Integrated Circuits, IC02 1999 Oct 05
Philips Semiconductors
Preliminary speciļ¬cation
2.7 GHz I2C-bus controlled low phase noise frequency synthesizer
FEATURES Complete 2.7 GHz single chip system Optimized for low phase noise Selectable divide-by-two prescaler Operation up to 2.7 GHz with and without divide-by-two prescaler Selectable reference divider ratio Compatible with UK-DTT (Digital Terrestrial Television) offset requirements Selectable crystal/comparison frequency output Four selectable charge pump currents Four selectable I2C-bus addresses Standard and fast mode I2C-bus I2C-bus compatible with 3.3 and 5 V microcontrollers 5-level Analog-to-Digital Converter (ADC) Low power consumption 33 V tuning voltage drive Three I/O ports and one output port. APPLICATIONS SAT, TV, VCR and cable tuning systems Digital set-top boxes. GENERAL DESCRIPTION The TSA5059 is a single chip PLL frequency synthesizer designed for satellite and terrestrial tuning systems up to 2.7 GHz. The RF preamplifier drives the 17-bit main divider enabling a step size equal to the comparison frequency, for an input frequency up to 2.7 GHz. A fixed divide-by-two additional prescaler can be inserted between the preamplifier and the main divider to give a software compatibility with
TSA5059
existing ICs. In this case, the step si...
Similar Datasheet