DatasheetsPDF.com

74S112

Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop

Description

DM74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs August 1986 Revised April 2000 DM74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop with Preset, Clear, and Complementary Outputs General Description This device contains two independent negative-edge-triggered J-K flip-flops with comp...

Fairchild Semiconductor

Download 74S112 Datasheet

Similar Datasheet

74S10 STTL type three 3-input NAND gate - TW
74S112 Dual Negative-Edge-Triggered Master-Slave J-K Flip-Flop - Fairchild Semiconductor
74S133 13-Input NAND Gate - SYC
74S134 12-INPUT POSITIVE-NAND GATES - Fairchild
74S134 12-INPUT POSITIVE-NAND GATES - Signetics
74S135 Quad Exclusive OR/NOR Gate - Fairchild
74S135 Quad Exclusive OR/NOR Gate - Signetics
74S138 Decoder/Demultiplexer - Fairchild Semiconductor
74S139 Decoder/Demultiplexer - Fairchild Semiconductor
74S140 Dual 4-Input NSND Line Driver - Fairchild Semiconductor

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)