4-BIT LATCH/4-TO-16 LINE DECODER
HCC/HCF4514B HCC/HCF4515B
4-BIT LATCH/4-TO-16 LINE DECODER
HCC/HCF4514B OUTPUT ”HIGH” ON SELECT HCC/HCF4515B OUTPUT ”LOW...
Description
HCC/HCF4514B HCC/HCF4515B
4-BIT LATCH/4-TO-16 LINE DECODER
HCC/HCF4514B OUTPUT ”HIGH” ON SELECT HCC/HCF4515B OUTPUT ”LOW” ON SELECT
. . . . . .
QUIESCENT CURRENT SPECIFIED TO 20V FOR HCC DEVICE STROBED INPUT LATCH INHIBIT CONTROL INPUT CURRENT OF 100nA AT 18V AND 25°C FOR HCC DEVICE 100% TESTED FOR QUIESCENT CURRENT MEETS ALL REQUIREMENTS OF JEDEC TENTATIVE STANDARD N0. 13A, ”STANDARD SPECIFICATIONS FOR DESCRIPTION OF ”B” SERIES CMOS DEVICES”
EY (Plastic Package)
F (Ceramic Frit Seal Package)
M1 (Micro Package) ORDER CODES : HCC45XXBF HCF45XXBEY HCF45XXBM1
PIN CONNECTIONS
DESCRIPTION The HCC 4514B/HCC4515B (extended temperature range) and the HCF 4514B/HCF4515B (intermediate temperature range) are monolithic integrated circuits available in 24-lead dual in-line plastic or ceramic package and plastic micro package. The HCC/HCF4514B/4515B consisting of a 4-bit strobed latch and a 4 to 16 line decoder. The latches hold the last input data presented prior to the strobe transition from 1 to 0. Inhibit control allows all outputs to be placed at 0 (HCC/HCF4514B)or 1 (HCC/HCF4515B) regardless of the state ofthe data or strobe inputs. The decode truth table indicates all combinations of data inputs and appropriate selected outputs.
June 1989 1/11
HCC/HCF4514B/4515B
FUNCTIONAL DIAGRAM
ABSOLUTE MAXIMUM RATINGS
Symbol V DD * Vi II Pto t Parameter Supply Voltage : HC C Types H C F Types Input Voltage DC Input Current (any one input) Total Power Dissipation (per package) Dissipati...
Similar Datasheet