Document
HD74LVCZ16245A
16–bit Bidirectional Transceivers with 3–state Outputs
ADE-205-233 (Z) 1st. Edition February 1999 Description
The HD74LVCZ16245A has sixteen two direction buffers, for the fittest at two direction bus lines with three state outputs in a 48 pin package. When (DIR) is high, data flows from the A inputs to the B outputs, and when (DIR) is low, data flows from the B inputs to the A outputs. A and B bus are separated by making enable input (G) high level. When VCC is between 0 and 1.5 V, the device is in the high impedance state during power up or power down. Low voltage and high speed operation is suitable at battery drive product (note type personal computer) and low power consumption extends the life of a battery for long time operation.
Features
• VCC = 2.7 to 5.5 V • All inputs VIH (Max) = 5.5 V (@VCC = 0 to 5.5 V) • All inputs / outputs V I/O (Max) = 5.5 V (@V CC = 0 V or output off state) • Typical VOL ground bounce < 0.8 V (@VCC = 3.3 V, Ta = 25°C) • Typical VOH undershoot > 2.0 V (@VCC = 3.3 V, Ta = 25°C) • High impedance state during power up and power down • Power off disables outputs, permitting live insertion • High output current ±24 mA (@V CC = 3.0 to 5.5 V)
HD74LVCZ16245A
Function Table
Inputs G L L H H : High level L : Low level X : Immaterial Z : High impedance DIR L H X B data to A bus A data to B bus Z Operation
2
HD74LVCZ16245A
Pin Arrangement
1DIR 1 1B1 2 1B2 3 GND 4 1B3 5 1B4 6 VCC 7 1B5 8 1B6 9 GND 10 1B7 11 1B8 12 2B1 13 2B2 14 GND 15 2B3 16 2B4 17 VCC 18 2B5 19 2B6 20 GND 21 2B7 22 2B8 23 2DIR 24
48 1G 47 1A1 46 1A2 45 GND 44 1A3 43 1A4 42 VCC 41 1A5 40 1A6 39 GND 38 1A7 37 1A8 36 2A1 35 2A2 34 GND 33 2A3 32 2A4 31 VCC 30 2A5 29 2A6 28 GND 27 2A7 26 2A8 25 2G
(Top view)
3
HD74LVCZ16245A
Absolute Maximum Ratings
Item Supply voltage Input voltage Input / output voltage Symbol VCC VI VI/O Ratings –0.5 to 7.0 –0.5 to 7.0 –0.5 to 7.0 –0.5 to VCC+0.5 Input diode current Output diode current Output current VCC, GND current Storage temperature I IK I OK IO I CC or IGND Tstg –50 –50 ±50 ±100 –65 to 150 mA mA mA mA °C Unit V V V Output “Z” or VCC : OFF Output “H” or “L” VI < 0 VO < 0 Conditions
Note: The absolute maximum ratings are values which must not individually be exceeded, and furthermore, no two of which may be realized at the same time.
Recommended Operating Conditions
Item Supply voltage Input voltage Input / output voltage Symbol VCC VI VI/O Ratings 2.7 to 5.5 0 to 5.5 0 to 5.5 0 to V CC Output current I OH –12 –24 I OL 12 24 Input rise / fall time Operating temperature Note: 1. Duty cycle ≤ 50% t r, t f Ta
*1 *1
Unit V V V
Conditions At operation
Output “Z” or VCC : OFF Output “H” or “L”
mA
VCC = 2.7 V VCC = 3.0 to 5.5 V VCC = 2.7 V VCC = 3.0 to 5.5 V
0 to 6 –40 to +85
ns / V °C
4
HD74LVCZ16245A
Logic Diagram
1DIR
1 48 47 2
1G
1A1
1B1
To seven other channels
2DIR
24 25 36 13
2G
2A1
2B1
To seven other channels
5
HD74LVCZ16245A
Electrical Characteristics (Ta = –40 to 85°C)
Item Input voltage Symbol VCC (V) VIH Min Typ — Max — — 0.8
VCC×0.3
Unit Test Conditions V
2.7 to 3.6 2.0
4.5 to 5.5 VCC×0.7 — VIL 2.7 to 3.6 — 4.5 to 5.5 — Output voltage VOH — —
2.7 to 5.5 VCC–0.2 — 2.7 3.0 3.0 4.5 2.2 2.4 2.2 3.8 — — — — — — — — — — — — — — — — 4.1 9.2
— — — — — 0.2 0.4 0.55 0.55 ±5 ±5 ±5 ±5 ±5 225 350 500 — —
V
I OH = –100 µA I OH = –12 mA
I OH = –24 mA I OL = 100 µA I OL = 12 mA I OL = 24 mA µA µA
VOL
2.7 to 5.5 — 2.7 3.0 4.5 — — — —
Input current
I IN
0 to 5.5
VIN = 0 to 5.5 V VOUT = 0 to 5.5 V VOUT = 0.5 to 5.5 V, Output enable = don’t care
Off state output current I OZ I OZPU I OZPD Output leak current Quiescent supply current ∆ I CC Input capacitance Input / output capacitance Note: CIN CI/O I OFF I CC
2.7 to 5.5 — 0 to 1.5 1.5 to 0 0 — — —
µA µA
VIN or VO = 5.5 V VIN = 3.6 to 5.5 V *1 , I O = 0 VIN = VCC or GND VIN = one input at (VCC–0.6) V, other inputs at V CC or GND
2.7 to 3.6 — 2.7 to 5.5 — 2.7 to 3.6 — 3.3 3.3 — —
pF pF
VIN = VCC or GND VOUT = VCC or GND
1. This applies in the disabled state only.
6
HD74LVCZ16245A
Switching Characteristics (Ta = –40 to 85°C)
Item Propagation delay time Symbol VCC (V) t PLH t PHL 2.7 Min — Typ — — — — — — — — — — — — Max 5.2 4.6 4.0 7.3 6.3 5.2 7.5 6.9 6.0 — 1.0 1.0 ns ns G A or B ns G A or B Unit ns FROM (Input) A or B TO (Output) B or A
3.3±0.3 1.0 5.0±0.5 —
Output enable time
t ZH t ZL
2.7
—
3.3±0.3 1.5 5.0±0.5 —
Output disable time
t HZ t LZ
*1
2.7
—
3.3±0.3 1.5 5.0±0.5 —
Between output pin skew
t OSLH t OSHL
2.7
—
3.3±0.3 — 5.0±0.5 —
Note : 1. This parameter is characterized but not tested. t OSLH = |tPLHm–t PLHn |, tOSHL = |tPHLm–t PHLn |
7
HD74LVCZ16245A
Test Circuit
VCC VCC
G See Function Table Input Pulse generator Zout = 50 Ω Output A1 B1 CL = 50 pF DIR S1 500 Ω 450 Ω 50 Ω Scope S2 OPEN See under table GND
*1
Symbol t PLH / t PHL t ZH/ t HZ t ZL / t LZ Notes: 1. C L includes probe and jig capacitance. 2. A2–B2 to A8–B8 are identical to above load circu.