DatasheetsPDF.com

HD74HCT137

3-to-8-line Decoder/Demultiplexer with Address Latch

Description

HD74HCT137 3-to-8-line Decoder/Demultiplexer with Address Latch Description The HD74HCT137 implements a three-to-eight line decoder with latches on the three address inputs. When GL goes from low to high, the address present at the select inputs (A, B and C) is stored in the latches. As long as GL remains high no address changes will be recognized. Output e...

Hitachi Semiconductor

Download HD74HCT137 Datasheet

Similar Datasheet

HD74HCT125 Quad. Bus Buffer Gates (with 3-state outputs) - Hitachi Semiconductor
HD74HCT126 Quad. Bus Buffer Gates (with 3-state outputs) - Hitachi Semiconductor
HD74HCT137 3-to-8-line Decoder/Demultiplexer with Address Latch - Hitachi Semiconductor
HD74HCT138 3-to-8-line Decoder/Demultiplexer - Hitachi Semiconductor
HD74HCT1G00 2-input NAND Gate - Renesas Technology
HD74HCT1G04 High speed CMOS inverter using silicon gate CMOS process - Hitachi Semiconductor
HD74HCT1G08 2-input AND Gate - Renesas Technology
HD74HCT1G32 High Speed CMOS two input OR gate Using Silicon Gate CMOS Process - Renesas Technology
HD74HCT1G66 Analog Switch - Renesas Technology

@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)