DatasheetsPDF.com

NLSX4014

ON Semiconductor

Translator

NLSX4014 4-Bit 100 Mb/s Configurable Dual-Supply Level Translator The NLSX4014 is a 4−bit configurable dual−supply bidir...


ON Semiconductor

NLSX4014

File Download Download NLSX4014 Datasheet


Description
NLSX4014 4-Bit 100 Mb/s Configurable Dual-Supply Level Translator The NLSX4014 is a 4−bit configurable dual−supply bidirectional level translator without a direction control pin. The I/O VCC− and I/O VL−ports are designed to track two different power supply rails, VCC and VL respectively. The VCC supply rail is configurable from 1.3 V to 4.5 V while the VL supply rail is configurable from 0.9 V to (VCC − 0.4) V. This allows lower voltage logic signals on the VL side to be translated into higher voltage logic signals on the VCC side, and vice−versa. Both I/O ports are auto−sensing; thus, no direction pin is required. The Output Enable (EN) input, when Low, disables both I/O ports by putting them in 3−state. This significantly reduces the supply currents from both VCC and VL. The EN signal is designed to track VL. Features http://onsemi.com MARKING DIAGRAMS UQFN12 MU SUFFIX CASE 523AE WAMG G 1 WA = Specific Device Code M = Date Code G = Pb−Free Package (Note: Microdot may be in either location) 14 14 1 SOIC−14 D SUFFIX CASE 751A 1 14 14 1 TSSOP−14 DT SUFFIX CASE 948G 1 NLSX 4014 ALYWG G NLSX4014G AWLYWW Wide High−Side VCC Operating Range: 1.3 V to 4.5 V Wide Low−Side VL Operating Range: 0.9 V to (VCC − 0.4) V Power Supply Isolation ♦ All Outputs are in the High Impedance State if Either VL or VCC is at Ground High−Speed with 100 Mb/s Guaranteed Date Rate for VL > 1.6 V Low Bit−to−Bit Skew Overvoltage Tolerant Enable and I/O Pins Non−preferential Powerup Sequ...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)