DatasheetsPDF.com

KK82C55

KODENSHI KOREA

CHMOS PROGRAMMABLE PERIPHERAL INTERFACE

TECHNICAL DATA KK82C55 CHMOS PROGRAMMABLE PERIPHERAL INTERFACE The Integral KK82C55AN is a high-performance, CHMOS vers...


KODENSHI KOREA

KK82C55

File Download Download KK82C55 Datasheet


Description
TECHNICAL DATA KK82C55 CHMOS PROGRAMMABLE PERIPHERAL INTERFACE The Integral KK82C55AN is a high-performance, CHMOS version of the industry standard KK82C55AN general purpose programmable I/O device which is designed for use with all Intel and most other microprocessors. It provides 24 I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation. In MODE 0, each group of 12 I/O pins may be programmed in sets of 4 and 8 to be inputs or outputs. In MODE 1, each group may be programmed to have 8 lines of input or output. 3 of the remaining 4 pins are used for handshaking and interrupt control signals. MODE 2 is a strobed bidirectional bus configuration. FEATURES Compatible with all Intel and Most Other Microprocessors High Speed, «Zero Wait State» Operation with 8MHz 8086/88 and 80186/188 24 Programmable I/O Pins Low Power CHMOS Completely TTL Compatible Control Word Read-Back Capability Direct Bit Set/Reset Capability 2.5mA DC Drive Capability on all I/O Port Outputs Available in 40-Pin DIP Available in EXPRESS ƒ Standard Temperature Range ƒ Extended Temperature Range http://www.DataSheet4U.net/ ƒ PA3 PA2 PA1 PA0 RD CS VSS A1 A0 PC7 PC6 PC5 PC4 PC0 PC1 PC2 PC3 PB0 PB1 PB2 1. 2. 3. 4. 5. 6. 7. 8. 9. 10 11 12 13 14 15 16 17 18 19 20 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25 24 23 22 21 PA4 PA5 PA6 PA7 WR Reset D0 D1 D2 D3 D4 D5 D6 D7 VCC PB7 PB6 PB5 PB4 PB3 GROUP A CONTROL GROUP A PORT A (8) PA7-PA0 D7-D0 D...




Similar Datasheet




@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site. (Privacy Policy & Contact)