DatasheetsPDF.com

SY54011R Dataheets PDF



Part Number SY54011R
Manufacturers Micrel Semiconductor
Logo Micrel Semiconductor
Description Low Voltage 1.2V/1.8V CML 1:2 Fanout Buffer
Datasheet SY54011R DatasheetSY54011R Datasheet (PDF)

www.DataSheet.co.kr SY54011R Low Voltage 1.2V/1.8V CML 1:2 Fanout Buffer, 3.2Gbps, 3.2GHz General Description The SY54011R is a fully differential, low voltage 1.2V/1.8V CML 1:2 fanout buffer. It is optimized to provide two identical output copies with less than 15ps of skew and less than 10pspp total jitter. The SY54011R can process clock signals as fast as 3.2GHz or data patterns up to 3.2Gbps. The differential input includes Micrel’s unique, 3-pin input termination architecture that interfa.

  SY54011R   SY54011R


Document
www.DataSheet.co.kr SY54011R Low Voltage 1.2V/1.8V CML 1:2 Fanout Buffer, 3.2Gbps, 3.2GHz General Description The SY54011R is a fully differential, low voltage 1.2V/1.8V CML 1:2 fanout buffer. It is optimized to provide two identical output copies with less than 15ps of skew and less than 10pspp total jitter. The SY54011R can process clock signals as fast as 3.2GHz or data patterns up to 3.2Gbps. The differential input includes Micrel’s unique, 3-pin input termination architecture that interfaces to LVPECL, LVDS or CML differential signals, (AC- or DC-coupled from a 2.5V driver) as small as 100mV (200mVPP) without any level-shifting or termination resistor networks in the signal path. For AC-coupled input interface applications, an integrated voltage reference (VREF-AC) is provided to bias the VT pin. The outputs are CML, with extremely fast rise/fall times guaranteed to be less than 95ps. The SY54011R operates from a 2.5V ±5% core supply and a 1.8V or 1.2V ±5% output supply and is guaranteed over the full industrial temperature range (–40°C to +85°C). The SY54011R is part of Micrel’s ® high-speed, Precision Edge product line. Datasheets and support documentation can be found on Micrel’s web site at: www.micrel.com. Precision Edge ® Features ∑ 1.2V/1.8V CML 1:2 fanout buffer ∑ Guaranteed AC performance over temperature and voltage: – DC-to- > 3.2Gbps throughput – <300ps propagation delay (IN-to-Q) – <15ps within-device skew – <95ps rise/fall times ∑ Ultra-low jitter design – <1psRMS cycle-to-cycle jitter – <10psPP total jitter – <1psRMS random jitter – <10psPP deterministic jitter ∑ High-speed CML outputs ∑ 2.5V ±5% , 1.8/1.2V ±5% power supply operation ∑ Industrial temperature range: –40°C to +85°C ® ∑ Available in 16-pin (3mm x 3mm) MLF package Applications ∑ ∑ ∑ ∑ Data Distribution: OC-48, OC-48+FEC SONET clock and data distribution Fibre Channel clock and data distribution Gigabit Ethernet clock and data distribution Functional Block Diagram Markets ∑ ∑ ∑ ∑ ∑ ∑ ∑ Storage ATE Test and measurement Enterprise networking equipment High-end servers Access Metro area network equipment Precision Edge is a registered trademark of Micrel, Inc. MLF and MicroLeadFrame are registered trademarks of Amkor Technology. Micrel Inc. • 2180 Fortune Drive • San Jose, CA 95131 • USA • tel +1 (408) 944-0800 • fax + 1 (408) 474-1000 • http://www.micrel.com March 2008 M9999-033108-A [email protected] or (408) 955-1690 Datasheet pdf - http://www.DataSheet4U.net/ www.DataSheet.co.kr Micrel, Inc. SY54011R Ordering Information(1) Part Number SY54011RMG SY54011RMGTR Notes: 1. Contact factory for die availability. Dice are guaranteed at TA = 25°C, DC Electricals only. 2. Tape and Reel. (2) Package Type MLF-16 MLF-16 Operating Range Industrial Industrial Package Marking 011R with Pb-Free bar-line indicator 011R with Pb-Free bar-line indicator Lead Finish NiPdAu Pb-Free NiPdAu Pb-Free Pin Configuration 16-Pin MLF (MLF-16) ® Pin Description Pin Number 1, 4 Pin Name IN, /IN Pin Function Differential Input: This input pair is the differential signal input to the device. Input accepts differential signals as small as 100mV (200mVPP). Each input pin internally terminates with 50Ω to the VT pin. Input Termination Center-Tap: Each side of the differential input pair terminates to VT pin. This pin provides a center-tap to a termination network for maximum interface flexibility. See “Interface Applications” subsection. Reference Voltage: This output biases to VCC–1.15V. It is used for AC-coupling inputs IN and /IN. Connect VREF-AC directly to the VT pin. Bypass with 0.1µF low ESR capacitor to VCC. Maximum sink/source current is ±0.5mA. See “Input Interface Applications” subsection. Positive Power Supply: Bypass with 0.1uF//0.01uF low ESR capacitors as close to the VCC pins as possible. Supplies input and core circuitry. Output Supply: Bypass with 0.1uF//0.01uF low ESR capacitors as close to the VCCO pins as possible. Supplies the output buffers. Ground: Exposed pad must be connected to a ground plane that is the same potential as the ground pins. CML Differential Output Pairs: Differential buffered copies of the input signal. The output swing is typically 390mV. See “Interface Applications” subsection for termination information. 2 VT 3 VREF-AC 5, 16 8,13 6, 7, 14, 15 10, 9 11, 12 VCC VCCO GND, Exposed pad /Q1, Q1 /Q0, Q0 March 2008 2 M9999-033108-A [email protected] or (408) 955-1690 Datasheet pdf - http://www.DataSheet4U.net/ www.DataSheet.co.kr Micrel, Inc. SY54011R Absolute Maximum Ratings(1) Supply Voltage (VCC) ................................. –0.5V to +3.0V Supply Voltage (VCCO) ............................... –0.5V to +2.7V VCC - VCCO .................................................................. <1.8V VCCO - VCC .................................................................. <0.5V Input Voltage (VIN) ......................................... –0.5V to VCC CML Output Voltage (VOUT)...........


L3GD20 SY54011R SY54016R


@ 2014 :: Datasheetspdf.com :: Semiconductors datasheet search & download site.
(Privacy Policy & Contact)